Digitally processing automatic gain control circuit

Claim 2

An automatic gain control circuit comprising an amplifier having gain control means, a circuit for converting the output of said amplifier into a digital value, memory means for storing a contrast digital value, a comparator for comparing said digital value with said contrast digital value and generating an output when said respective digital values have a predetermined relationship, first means responsive to the output of said comparator for converting the contrast digital value stored in said memory means into said digital value currently applied from said converter circuit, second means for converting said contrast digital value into an analog value and applying it to said gain control means, means for receiving clock pulses, a counter which counts said clock pulses up to a positive integer N and produces an N-count output, said counter being reset by said output from said comparator, and third means responsive to said N-count output for causing said second means to convert said contrast digital value into said analog value to said gain control means.

Claim 3

An automatic gain control circuit as claimed in claim 1, in which said comparator generates said output when said digital value is larger than said contrast digital value.

Claim 4

An automatic gain control circuit as claimed in claim 1, in which said comparator generates and output when said digital value is smaller than said contrast digital value.

Claim 5

An automatic gain control circuit as claimed in claim 1, further comprising a second counter which counts said clock pulses up to a second positive integer M and produces an M-count output, said second positive integer M having a value larger than said first positive integer N, said second counter being reset by said output from said comparator, and fourth means responsive to said M-count output for rewriting said contrast digital value stored in said memory to said digital value currently applied from said converter circuit.

Claim 6

An automatic gain control circuit comprising an amplifier having gain control means, first means for deriving sampling pulses from clock signals, an analog/digital converter for converting the output of said amplifier into a digital value in response to said sampling pulse, a first counter for counting said clock signals up to a first positive integer N, a second counter for counting said clock signals up to a second positive integer M, said second positive integer M having a value larger than said first positive integer N, a memory for storing a contrast digital value, a comparator for comparing said digital value with said contrast digital value in response to said sampling pulse and generating a comparator output when these respective digital values have a predetermined relationship, second means responsive to at least one of said comparator output and the output of said second counter for rewriting said contrast digital value in said memory into said digital value, and third means responsive to the output of at least one of said first counter and said second counter for converting said contrast digital value in said memory into an analog value and applying it to said gain control means, whereby the output of said amplifier can be adjusted to a predetermined level.

Claim 7

An automatic gain control circuit comprising an amplifier having gain control means, first means for deriving sampling pulses from clock signals, an analog/digital converter for converting the output of said amplifier into a digital value in response to said sampling pulse, a first counter for counting said clock signals up to a first positive integer N, a second counter for counting said clock signals up to a second positive integer M, said second positive integer M having a value larger than said first positive integer N, a memory for storing a contrast digital value, a comparator for comparing said digital value with said contrast digital value in response to said sampling pulse and generating a comparator output when these respective digital values have a predetermined relationship, second means responsive to at least one of said comparator output and the output of said second counter for rewriting said contrast digital value in said memory into said digital value, and third means responsive to the output of at least one of said first counter and said second counter for converting said contrast digital value in said memory into an analog value and applying it to said gain control means, whereby the output of said amplifier can be adjusted to a predetermined level.

Claim 8

An automatic gain control circuit as claimed in claim 5, in which said first and second counters are reset by said comparator output.

Claim 9

An automatic gain control circuit as claimed in claim 6, in which said comparator generates said comparator output when said digital value is larger than said contrast digital value.

Claim 10

An automatic gain control circuit as claimed in claim 7, in which said analog/digital converter converts the output of said amplifier into a digital value after said output has been attenuated by a predetermined ratio by means of an attenuator.

Claim 11

An automatic gain control circuit as claimed in claim 6, in which said comparator generates said comparator output when said digital value is smaller than said contrast digital value.