← Back to Patent Explorer
US4668332A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making multi-layer printed wiring boards

Assignee: NEC Toppan Circuit Solutions Toyama Inc
•
Filing: 1985-04-26
•
Granted: 1987-05-26
•
Expires: 2005-04-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-layer printed wiring board in which an internal board has a wiring pattern on both sides. Two conductive plates for establishing respective voltage planes are formed with a pattern of grooves to match the wiring pattern of the internal board. The internal board is then sandwiched to the two sides of the conductive plates, with the grooves registering with the wiring pattern, and with intermediate insulating layers. Further, insulated wiring patterns are formed on the exterior sides of the conductive plates together with through-holes through the assembly.

Inventors

  • 👤 Hidebumi Ohnuki
  • 👤 Toshiaki Asano
  • 👤 Takashi Atarashi
  • 👤 Sunao Yasui

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:48
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4611; H05K3/4641; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0218; H05K1/0219; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/095; H05K2201/09536; H05K2201/09654; H05K2201/09745; H05K2203/00; H05K2203/03; H05K2203/0369; H05K3/40; H05K3/42; H05K3/429; H05K3/44; H05K3/4623; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49165

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 213 words
A method of making a multi-layer printed wiring board comprising the steps of: preparing a printed wiring board having first and second circuit patterns formed on first and second principal surfaces of an insulative plate, respectively, said first and second patterns being electrically connected with each other via a through-hole formed in said insulative plate. forming a pair of pattern of grooves on first principal surfaces of a pair of conductive layers in such manner that said pattern of grooves correspond to the patterns of said first and second circuit patterns, respectively. depositing an insulating material on each of said first principal surfaces of said pair of conductive layers so as to make each of said first principal surfaces flat with said insulating material. sandwiching said printed wiring board between said pair of conductive layers in such manner that each of said patterns of grooves, filled with said insulating material, is opposed to a corresponding pattern of said circuit patterns before said insulating material becomes hardened, forming a pair of insulative layers on second principal surfaces of said pair of conductive layers, respectively, forming a pair of conductive thin films on said pair of insulative layers, respectively, and etching said pair of conductive thin films to respectively form a pair of circuit patterns.
Claim 2
Independent Claim 213 words
A method of making a multi-layer printed wiring board comprising the steps of: preparing a printed wiring board having first and second circuit patterns formed on first and second principal surfaces of an insulative plate, respectively, said first and second patterns being electrically connected with each other via a through-hole formed in said insulative plate. forming a pair of pattern of grooves on first principal surfaces of a pair of conductive layers in such manner that said pattern of grooves correspond to the patterns of said first and second circuit patterns, respectively. depositing an insulating material on each of said first principal surfaces of said pair of conductive layers so as to make each of said first principal surfaces flat with said insulating material. sandwiching said printed wiring board between said pair of conductive layers in such manner that each of said patterns of grooves, filled with said insulating material, is opposed to a corresponding pattern of said circuit patterns before said insulating material becomes hardened, forming a pair of insulative layers on second principal surfaces of said pair of conductive layers, respectively, forming a pair of conductive thin films on said pair of insulative layers, respectively, and etching said pair of conductive thin films to respectively form a pair of circuit patterns.
Claim 3
Dependent Claim 64 words
A method as recited in claim 1, wherein said step of preparing comprises a first and a second photo-lithographic step; wherein said step of forming a pair of pattern of grooves comprises a third and a fourth photo-lithographic step; and wherein said first and third photo-lithographic steps both use a first photo-mask and said third and fourth photolithographic steps both use a second photo-mask.
Claim 4
Dependent Claim 102 words
A method as recited in claim 1, further comprising forming a pattern of through-holes in said pair conductive layers, wherein said steps of forming said pattern of grooves and of forming said pattern of through-holes comprises the steps of: forming an etching mask on said first principal surfaces of said pair of conductive layers corresponding to said pattern of grooves and said pattern of through-holes; forming an etching mask on said second principal surfaces of said pair of conductive layers corresponding to said pattern of through-holes; and then etching said pair of conductive layers to form said patterns of grooves and through-holes.
Claim 5
Independent Claim 249 words
A method of making a multi-layer printed wiring board comprising the steps of: preparing a printed wiring board having first and second circuit patterns formed on first and second principal surfaces of an insulative plate, respectively, said first and second patterns having different shapes and being electrically connected with each other via a through-hole formed in said insulative plate, forming a first pattern of grooves on first principal surfaces of a first conductive layers in such manner that said first pattern of grooves corresponds only to said first circuit pattern, forming a second pattern of grooves on a first principal surface of a second conductive layer in such manner that said second pattern of grooves corresponds only to said second circuit pattern, depositing an insulating material on each of said first principal surfaces of said first and second conductive layers so as to make each of said first principal surfaces flat with said insulating material, sandwiching said printed wiring board between said first and second conductive layers in such a manner that each of said patterns of grooves, filled with said insulating material, is opposed to corresponding patterns of said circuit patterns before said insulating material becomes hardened, thereby embedding protruding portions of said circuit patterns into said insulating material filling said first and second grooves, forming a pair of insulative layers on second principal surfaces of said first and second conductive layers, respectively, and forming third and fourth internal circuit patterns on said pair of insulative layers, respectively.
Claim 6
Independent Claim 249 words
A method of making a multi-layer printed wiring board comprising the steps of: preparing a printed wiring board having first and second circuit patterns formed on first and second principal surfaces of an insulative plate, respectively, said first and second patterns having different shapes and being electrically connected with each other via a through-hole formed in said insulative plate, forming a first pattern of grooves on first principal surfaces of a first conductive layers in such manner that said first pattern of grooves corresponds only to said first circuit pattern, forming a second pattern of grooves on a first principal surface of a second conductive layer in such manner that said second pattern of grooves corresponds only to said second circuit pattern, depositing an insulating material on each of said first principal surfaces of said first and second conductive layers so as to make each of said first principal surfaces flat with said insulating material, sandwiching said printed wiring board between said first and second conductive layers in such a manner that each of said patterns of grooves, filled with said insulating material, is opposed to corresponding patterns of said circuit patterns before said insulating material becomes hardened, thereby embedding protruding portions of said circuit patterns into said insulating material filling said first and second grooves, forming a pair of insulative layers on second principal surfaces of said first and second conductive layers, respectively, and forming third and fourth internal circuit patterns on said pair of insulative layers, respectively.
Claim 7
Dependent Claim 64 words
A method as recited in claim 4, wherein said step of preparing comprises a first and a second photo-lithographic step; wherein said step of forming a pair of pattern of grooves comprises a third and a fourth photo-lithographic step; and wherein said first and third photo-lithographic steps both use a first photo-mask and said third and fourth photo-lithographic steps both use a second photo-mask.
Claim 8
Dependent Claim 103 words
A method as recited in claim 4, further comprising forming a pattern of through-holes in said pair of conductive layers, wherein said steps of forming said pattern of grooves and of forming said pattern of through-holes comprises the steps of: forming an etching mask on said first principal surfaces of said pair of conductive layers corresponding to said pattern of grooves and said pattern of through-holes; forming an etching mask on said second principal surfaces of said pair of conductive layers corresponding to said pattern of through-holes; and then etching said pair of conductive layers to form said patterns of grooves and through-holes.

References Cited (Backward Citations)

US3351702A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-05-25 1990-11-24 1991-05-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-05-25 1994-11-24 1995-05-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-05-25 1998-11-24 1999-05-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag