← Back to Patent Explorer
US4660001A Expired / Lapsed US ⏱️ 0.0 years remaining

Three-terminal negative admittance network

Assignee: National Research Council Canada
•
Filing: 1985-04-22
•
Granted: 1987-04-21
•
Expires: 2005-04-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Three-terminal negative admittance networks are disclosed. The preferred networks include either a bipolar junction transistor or a field-effect transistor phase shift mechanisms are used to generate a negative admittance. Various biasing schemes for proper operations of the network are also explained.

Inventors

  • 👤 Cornelis M. G. Zwarts

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 20:37
CPC Classifications
H; H03; H03B; H03B7/00; H03B7/02; H03B7/06

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 151 words
An electrical network having an input terminal, an output terminal and a common terminal and exhibiting a negative admittance to a high frequency AC input signal applied between the input terminal and the common terminal, comprising: a transistor having an input electrode, an output electrode and a common electrode, the input terminal connected to the input electrode to apply the high frequency AC input signal to the input electrode of the transistor, the output terminal coupled with the output electrode of the transistor, phase shift means comprising phase shift resistors and phase shift capacitors and bridging the common electrode and the common terminal so that there is created a phase-shift between the current and the voltage of the AC input signal and the said resistors and the said capacitors are chosen as to their values to produce the phase-shift of more than 90° between the said current and the said voltage.
Claim 2
Dependent Claim 151 words
An electrical network having an input terminal, an output terminal and a common terminal and exhibiting a negative admittance to a high frequency AC input signal applied between the input terminal and the common terminal, comprising: a transistor having an input electrode, an output electrode and a common electrode, the input terminal connected to the input electrode to apply the high frequency AC input signal to the input electrode of the transistor, the output terminal coupled with the output electrode of the transistor, phase shift means comprising phase shift resistors and phase shift capacitors and bridging the common electrode and the common terminal so that there is created a phase-shift between the current and the voltage of the AC input signal and the said resistors and the said capacitors are chosen as to their values to produce the phase-shift of more than 90° between the said current and the said voltage.
Claim 3
Dependent Claim 75 words
The electrical network of claim 1 wherein the transistor is a bipolar junction transistor having a base, a collector and an emitter as the input, the output and the common electrodes respectively, DC bias means is provided on the electrodes of the transistor for biasing the said electrodes with respect to each other, and the phase shift means comprises a resistor and a capacitor connected in parallel between the common terminal and the common electrode.
Claim 4
Dependent Claim 35 words
The electrical network of claim 2 wherein the bipolar junction transistor is of the NPN type and has a base, a collector and an emitter as the input, the output and the common electrodes respectively.
Claim 5
Dependent Claim 34 words
The electrical network of claim 3 wherein the DC bias means comprises a voltage divider provided between the collector and the common terminal to generate a bias voltage which is applied to the base.
Claim 6
Dependent Claim 26 words
The electrical network of claim 3 wherein the DC bias means comprises a bias resistor forming a current path between a power supply and the base.
Claim 7
Dependent Claim 24 words
The electrical network of claim 3 wherein the DC bias means comprises a bias voltage source coupled between the emitter and the common terminal.
Claim 8
Dependent Claim 70 words
The electrical network of claim 1 wherein the transistor is an enhancement type MOSFET having a gate, a drain and a source as the input, the output and the common electrodes respectively, DC bias means comprising a bias voltage source is provided between the gate and the common terminal and the phase shift means comprises a resistor and a capacitor connected in parallel between the common terminal and the source.
Claim 9
Dependent Claim 65 words
The electrical network of claim 1 wherein the transistor is of a type selected from a group consisting of a junction FET and a depletion MOSFET having a gate, a drain and a source as the input, the output and the common electrodes respectively and the phase shift means comprises a resistor and a capacitor connected in parallel between the common terminal and the source.
Claim 10
Dependent Claim 28 words
The electrical network of claim 7 wherein the phase shift means comprises a resistor and a variable capacitor connected in parallel between the common terminal and the source.
Claim 11
Dependent Claim 28 words
The electrical network of claim 8 wherein the phase shift means comprises a resistor and a variable capacitor connected in parallel between the common terminal and the source.
Claim 12
Dependent Claim 28 words
The electrical network of claim 3 wherein the phase shift means comprises a resistor and a variable capacitor connected in parallel between the common terminal and the emitter.

References Cited (Backward Citations)

US3639858A Cited
US4507622A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-04-20 1990-10-20 1991-04-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-04-20 1994-10-20 1995-04-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-04-20 1998-10-20 1999-04-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag