US4654865A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CCD device with electrostatic protective means
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1985-08-23
•
Granted: 1987-03-31
•
Expires: 2005-08-23
Abstract
Abstract A CCD device includes a substrate, a gate insulating film formed on the surface of the semiconductor substrate, a plurality of charge transfer gate electrodes formed on the gate insulating film and divided for use into n groups of electrodes, a plurality of signal lines for electrically connecting a plurality of the transfer gate electrodes in each group of transfer gate electrodes for each integer number of electrodes, a plurality of clock signal lines to which a clock signal is applied, and a protective circuit for protecting a plurality of the gate insulating film against static electricity between the clock signal line and the signal line connected to the gate electrode. The CCD device can set a higher electrostatic withstanding voltage of the gate insulating film without reducing its clock operating speed. In addition, the CCD device allows no localized heating to be produced in the CCD IC chip because a protective resistor of the protective circuit is dispersed and arranged in the chip, thus reducing variations in the dark current.
Inventors
- 👤 Makoto Sunazuka
- 👤 Mitsuo Oshima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 00:33
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28; G11C19/282; G11C19/285; G11C27/00; G11C27/04
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
202 words
In a metal-oxide-semiconductor charge coupled device, MOS CCD, which operates in response to multi-phase clock signals, wherein a gate insulating layer is formed over a surface of a silicon semiconductor substrate having a first conductivity type, and a plurality of charge transfer gate electrodes are disposed over the surface of said gate insulating layer, said gate electrodes being serially arranged in N stages with N being an integer, and a plurality of drive clock signal lines are arranged over the surface of said gate insulating layer to receive said multi-phase clock signals, the improvement comprising: a plurality of protective means for preventing the breakdown of said insulating layer and arranged in the surface of said semiconductor substrate, said charge transfer gate electrodes being divided into n groups with n being an integer, said gate electrodes of each of said n groups being sub-grouped into a sub-group of a number corresponding to that of said drive clock signal lines, the sub-grouped gate electrodes being connected together so as to carry out a multi-phase clock operation, said protective means being divided into n groups, each of the grouped protective means being connected to said drive clock signal lines and said sub-grouped gate electrodes, respectively.
Claim 2
Dependent Claim
202 words
In a metal-oxide-semiconductor charge coupled device, MOS CCD, which operates in response to multi-phase clock signals, wherein a gate insulating layer is formed over a surface of a silicon semiconductor substrate having a first conductivity type, and a plurality of charge transfer gate electrodes are disposed over the surface of said gate insulating layer, said gate electrodes being serially arranged in N stages with N being an integer, and a plurality of drive clock signal lines are arranged over the surface of said gate insulating layer to receive said multi-phase clock signals, the improvement comprising: a plurality of protective means for preventing the breakdown of said insulating layer and arranged in the surface of said semiconductor substrate, said charge transfer gate electrodes being divided into n groups with n being an integer, said gate electrodes of each of said n groups being sub-grouped into a sub-group of a number corresponding to that of said drive clock signal lines, the sub-grouped gate electrodes being connected together so as to carry out a multi-phase clock operation, said protective means being divided into n groups, each of the grouped protective means being connected to said drive clock signal lines and said sub-grouped gate electrodes, respectively.
Claim 3
Dependent Claim
234 words
In a metal-oxide-semiconductor charge coupled device, MOS CCD, which operates in response to two drive clock signals, wherein a gate insulating layer is arranged over a surface of a silicon semiconductor substrate having a first conductivity type, and a plurality of charge transfer gate electrodes and serially arranged over a surface of said gate insulating layer in N stages with N being an integer, and two drive clock signal lines are arranged over a surface of said insulating layer to receive said two clock signals, the improvement comprising: a plurality of protective means for preventing the breakdown of said gate insulating layer and arranged in the surface of said semiconductor substrate, a plurality of said protective means being divided into n groups each of which comprises two protective means with n being an integer, one of said two protective means being coupled between one of said drive clock signal lines and a first connecting node and the other of said two protective means being coupled between the other of said clock signal lines and a second connecting node, said charge transfer gate electrodes being divided into n groups, said gate electrodes of each of said n groups being sub-grouped into sub-groups of two electrodes, the sub-grouped gate electrodes being connected together so as to carry out two phase clock operation and so as to be connected to said first and second connecting nodes, respectively.
Claim 4
Dependent Claim
234 words
In a metal-oxide-semiconductor charge coupled device, MOS CCD, which operates in response to two drive clock signals, wherein a gate insulating layer is arranged over a surface of a silicon semiconductor substrate having a first conductivity type, and a plurality of charge transfer gate electrodes and serially arranged over a surface of said gate insulating layer in N stages with N being an integer, and two drive clock signal lines are arranged over a surface of said insulating layer to receive said two clock signals, the improvement comprising: a plurality of protective means for preventing the breakdown of said gate insulating layer and arranged in the surface of said semiconductor substrate, a plurality of said protective means being divided into n groups each of which comprises two protective means with n being an integer, one of said two protective means being coupled between one of said drive clock signal lines and a first connecting node and the other of said two protective means being coupled between the other of said clock signal lines and a second connecting node, said charge transfer gate electrodes being divided into n groups, said gate electrodes of each of said n groups being sub-grouped into sub-groups of two electrodes, the sub-grouped gate electrodes being connected together so as to carry out two phase clock operation and so as to be connected to said first and second connecting nodes, respectively.
Claim 5
Dependent Claim
70 words
An MOS CCD according to claim 2, wherein each of said protective means comprises a resistor element connected between one of said clock signal lines and one of said charge transfer gate electrodes, and a PN junction diode connected between said charge transfer gate electrode and a fixed power source potential for said semiconductor substrate, said resistor element comprising one of either an impurity diffusion resistor and a polysilicon resistor.
Claim 6
Dependent Claim
60 words
An MOS CCD according to claim 3, wherein said transfer gate electrode comprises a first layer polysilicon electrode and a second layer polysilicon electrode, and said silicon substrate includes a diffusion region of a second conductivity type which is opposite to said first conductivity type and is arranged in the surface of said silicon substrate under said second polysilicon electrode.
Claim 7
Dependent Claim
20 words
An MOS CCD according to claim 3, wherein said resistor element has a resistance value between 100 and 200 ohms.
Claim 8
Dependent Claim
69 words
An MOS CCD according to claim 2, wherein each of said protective means comprises a resistor element connected between one of said clock signal lines and one of said charge transfer gate electrodes, and an MOS transistor connected between said charge transfer gate electrode and a fixed power source potential for said semiconductor substrate, said resistor element comprising one of either an impurity diffusion resistor and a polysilicon resistor.
Claim 9
Dependent Claim
60 words
An MOS CCD according to claim 6, wherein said transfer gate electrode comprises a first layer polysilicon electrode and a second layer polysilicon electrode, and said silicon substrate includes a diffusion region of a second conductivity type which is opposite to said first conductivity type and is arranged in the surface of said silicon substrate under said second polysilicon electrode.
Claim 10
Dependent Claim
20 words
An MOS CCD according to claim 6, wherein said resistor element has a resistance value between 100 and 200 ohms.
References Cited (Backward Citations)
US4456939A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-03-30 | 1990-09-29 | 1991-03-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-03-30 | 1994-09-29 | 1995-03-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-03-30 | 1998-09-29 | 1999-03-31 | $7700.00 | Window Closed / Lapsed |