← Back to Patent Explorer
US4642612A Expired / Lapsed US ⏱️ 0.0 years remaining

Intruder detection and deterrent system

Assignee: Individual
•
Filing: 1984-06-18
•
Granted: 1987-02-10
•
Expires: 2004-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention discloses a staged system for both detecting and deterring intruders into a closed space such as a home or business. The staged system provides varying responses according to the degree of penetration of the intruder into the protected area.

Inventors

  • 👤 Herschel W. Crump

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 15:45
CPC Classifications
G; G08; G08B; G08B13/00

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 326 words
An intruder deterrence system for protecting enclosed premises, said system comprising: at least three sensors arranged to be placed incrementally along a path of probable ingress of a potential intruder into the protected premises; said sensors adapted to emit an electrical signal upon passage thereby by any person; latching means connected to the signal output of each said sensor and arranged to generate a signal and then latch-over upon receiving the first signal generated by said sensor, and further adapted to thereafter prevent additional signals from said sensor being passed through said latching means until said latching means is reset; an OR gate means having inputs operably connected to the signal outputs of all of said latching means, and a signal output; a first staged response circuit connected operably to the output of said OR gate means and having timing means therein including an adjustable timer with a signal input and a signal output, for generating after a predetermined period a first staged response signal in response to a signal received from said OR gate means; a second staged response circuit comprising a dual AND gate function having signal inputs operably connected to said OR gate and said first staged response signal, and having timing means therein arranged to generate a time delayed signal output in response to a signal input generated by said second staged circuit AND gate means; and, at least one additional staged response circuit comprising an AND gate means having signal inputs numerically coinciding with and operably connected to the staged response signals of all preceeding staged response circuits plus said OR gate means signal ouput, and said additional staged response circuits each having timing means arranged to generate a time-delayed output signal after receiving an input signal from said circuit's AND gate means; wherein said second and successive staged response output signals are further adapted to initiate noticeable responses in and around the protected premises in response to the possible intrusion.
Claim 2
Dependent Claim 326 words
An intruder deterrence system for protecting enclosed premises, said system comprising: at least three sensors arranged to be placed incrementally along a path of probable ingress of a potential intruder into the protected premises; said sensors adapted to emit an electrical signal upon passage thereby by any person; latching means connected to the signal output of each said sensor and arranged to generate a signal and then latch-over upon receiving the first signal generated by said sensor, and further adapted to thereafter prevent additional signals from said sensor being passed through said latching means until said latching means is reset; an OR gate means having inputs operably connected to the signal outputs of all of said latching means, and a signal output; a first staged response circuit connected operably to the output of said OR gate means and having timing means therein including an adjustable timer with a signal input and a signal output, for generating after a predetermined period a first staged response signal in response to a signal received from said OR gate means; a second staged response circuit comprising a dual AND gate function having signal inputs operably connected to said OR gate and said first staged response signal, and having timing means therein arranged to generate a time delayed signal output in response to a signal input generated by said second staged circuit AND gate means; and, at least one additional staged response circuit comprising an AND gate means having signal inputs numerically coinciding with and operably connected to the staged response signals of all preceeding staged response circuits plus said OR gate means signal ouput, and said additional staged response circuits each having timing means arranged to generate a time-delayed output signal after receiving an input signal from said circuit's AND gate means; wherein said second and successive staged response output signals are further adapted to initiate noticeable responses in and around the protected premises in response to the possible intrusion.
Claim 3
Dependent Claim 28 words
The deterrence system of claim 1 wherein said additional staged response circuits number at least two and each said staged response circuit timing means includes an adjustable timer.
Claim 4
Dependent Claim 28 words
The deterrence system of claim 1 further comprising an automatic reset means for resetting said latch means after a predetermined period of time after said sensors are tripped.
Claim 5
Dependent Claim 41 words
The deterence system of claim 3 further comprising manual arming and resetting circuit means adapted to reset said latching means and at least one of said timers, and recycle driver means for generating reset signals to each said circuit timing means.
Claim 6
Dependent Claim 22 words
The deterrence system of claim 3 wherein said sensors comprise at least one normally-closed electrical switch having a signal voltage applied thereacross.
Claim 7
Dependent Claim 16 words
The deterrence system of claim 5 wherein each said latching means comprises a reset-set bistable element.
Claim 8
Dependent Claim 30 words
The deterrence system of claim 1 wherein at least one of said circuit timing means has an additional timer arranged to prevent cascading of signals from one circuit to another.
Claim 9
Dependent Claim 32 words
The deterrence system of claim 1 wherein said response circuits are adapted to provide continuing response upon resetting of said latch means even after all but one of said sensors remain tripped.
Claim 10
Dependent Claim 40 words
The deterrence system of claim 1 wherein said second and additional staged response circuits each include additional timer means to prevent cascading of a signal through said system, and further to provide staging of said response within predetermined time periods.

References Cited (Backward Citations)

US3599195A Cited
US3828338A Cited
US3900841A Cited
US4206450A Cited
US4057791A Cited
US4410884A Cited
US4195286A Cited
US4287515A Cited
US4356476A Cited
US4568920A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-02-09 1990-08-11 1991-02-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-02-09 1994-08-11 1995-02-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-02-09 1998-08-11 1999-02-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag