← Back to Patent Explorer
US4642573A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase locked loop circuit for demodulating suppressed carrier signals

Assignee: Hitachi Ltd
•
Filing: 1985-10-03
•
Granted: 1987-02-10
•
Expires: 2005-10-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase locked loop circuit for use in a heterodyne receiver for stably demodulating a carrier-suppressed double-sideband signal such as a 2-phase or 4-phase PSK signal. The phase locked loop circuit comprises a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, and the frequency difference between the reference frequency and the input frequency is detected by a Costas loop, a signal indicative of the frequency difference being fed back to a local oscillator through a loop filter thereby stabilizing the intermediate frequency.

Inventors

  • 👤 Tsutomu Noda
  • 👤 Keiro Shinkawa
  • 👤 Nobutaka Amada

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:21
CPC Classifications
H; H03; H03D; H03D1/00; H03D1/22; H03D1/24; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/227; H04L27/2271; H04L27/2272; H03D3/00; H03D3/02; H03D3/24; H03D3/241; H03D3/242; H03D3/245; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/087; H03D2200/00; H03D2200/0001; H03D2200/0031; H03D7/00; H03D7/16; H03D7/161

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 227 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a 90° phase shifter, a first and second phase detector, a first and a second comparator, a first and a second multiplier, a subtractor and a loop filter, the operation of said phase locked loop circuit being such that the suppressed carrier input and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first and second phase detectors, the output of said reference oscillator is applied directly to said first phase detector and applied through said 90° phase shifter to said second phase detector, the outputs of said first and second phase detectors are applied to said first and second comparators respectively, the output of said first phase detector and the output of said second comparator are applied to said first multiplier, the output of said second phase detector and the output of said first comparator are applied to said second multiplier, the output of one of said first and second multipliers is subtracted in said subtractor from the output of the other, and the resultant output of said subtractor is applied to said local oscillator through said loop filter.
Claim 2
Dependent Claim 227 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a 90° phase shifter, a first and second phase detector, a first and a second comparator, a first and a second multiplier, a subtractor and a loop filter, the operation of said phase locked loop circuit being such that the suppressed carrier input and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first and second phase detectors, the output of said reference oscillator is applied directly to said first phase detector and applied through said 90° phase shifter to said second phase detector, the outputs of said first and second phase detectors are applied to said first and second comparators respectively, the output of said first phase detector and the output of said second comparator are applied to said first multiplier, the output of said second phase detector and the output of said first comparator are applied to said second multiplier, the output of one of said first and second multipliers is subtracted in said subtractor from the output of the other, and the resultant output of said subtractor is applied to said local oscillator through said loop filter.
Claim 3
Dependent Claim 162 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a 90° phase shifter, a first and a second phase detector, a multiplier device, a loop filter and a sample-hold circuit, the operation of said phase locked loop circuit being such that the suppressed carrier input signal and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first and second phase detectors, the output of said reference oscillator is applied directly to said first phase detector and applied through said 90° phase shifter to said second phase detector, the outpus of said first and second phase detectors are applied to said multiplier device, and the resultant output of said multiplier device is applied to said local oscillator through said looper filter and said sample-hold circuit.
Claim 4
Dependent Claim 162 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a 90° phase shifter, a first and a second phase detector, a multiplier device, a loop filter and a sample-hold circuit, the operation of said phase locked loop circuit being such that the suppressed carrier input signal and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first and second phase detectors, the output of said reference oscillator is applied directly to said first phase detector and applied through said 90° phase shifter to said second phase detector, the outpus of said first and second phase detectors are applied to said multiplier device, and the resultant output of said multiplier device is applied to said local oscillator through said looper filter and said sample-hold circuit.
Claim 5
Dependent Claim 162 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver as claimed in claim 2, wherein said multiplier device includes a first and a second multiplier, and said phase locked loop circuit further comprises a first comparator and a second comparator and a subtractor, the operation of said phase locked circuit being such that the outputs of said first and second phase detectors are applied to said first and second comparator respectively, the output of said first phase detector and the output of said second comparator are applied to said first multiplier, the output of said second phase detector and the output of said first comparator are applied to said second multiplier, the output of one of said first and second multipliers is subtracted in said subtractor from the output of the other, and the resultant output of said subtractor is applied to said local oscillator through said loop filter and said sample-hold circuit.
Claim 6
Dependent Claim 310 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a first and a second phase shifter shifting the phase of the output signal of said reference oscillator by +45° and -45° respectively, a first and a second phase detector, a first comparator and a second comparator, a first and a second multiplier, a subtractor, a third phase detector and a change-over circuit, the operation of said phse locked loop circuit being such that the suppressed carrier input signal and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first, second and third phase detectors, the output of said reference oscillator is applied directly to said third phase detector and applied through said first phase shifter to said first phase detector and applied through said second phase shifter to said second phase detector, the outputs of said first and second phase detectors are applied to said first and second comparators respectively, the outputs of said first phase detector and the output of said second comparator are applied to said first miltiplier, the output of said second phase detector and the output of said first comparator are applied to said second multiplier, the output of one of said first and second multipliers is subtracted in said subtractor from the output of the other, and the resultant output of said subtractor and the output of said third phase detector are applied to said change-over circuit changing over between the output signal of said third phase detector and the output signal of said subtractor, the output signal of said change-over circuit being applied to said local oscillator for controlling the oscillation frequency of said local oscillator.
Claim 7
Dependent Claim 310 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver, comprising a mixer, a local oscillator, a reference oscillator oscillating at a frequency corresponding to an intermediate frequency, a first and a second phase shifter shifting the phase of the output signal of said reference oscillator by +45° and -45° respectively, a first and a second phase detector, a first comparator and a second comparator, a first and a second multiplier, a subtractor, a third phase detector and a change-over circuit, the operation of said phse locked loop circuit being such that the suppressed carrier input signal and the output of said local oscillator are applied to said mixer, the output of said mixer is applied to said first, second and third phase detectors, the output of said reference oscillator is applied directly to said third phase detector and applied through said first phase shifter to said first phase detector and applied through said second phase shifter to said second phase detector, the outputs of said first and second phase detectors are applied to said first and second comparators respectively, the outputs of said first phase detector and the output of said second comparator are applied to said first miltiplier, the output of said second phase detector and the output of said first comparator are applied to said second multiplier, the output of one of said first and second multipliers is subtracted in said subtractor from the output of the other, and the resultant output of said subtractor and the output of said third phase detector are applied to said change-over circuit changing over between the output signal of said third phase detector and the output signal of said subtractor, the output signal of said change-over circuit being applied to said local oscillator for controlling the oscillation frequency of said local oscillator.
Claim 8
Dependent Claim 45 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver as claimed in claim 4, further comprising a sample-hold circuit, the output signal of said change-over circuit being applied to said local oscillator through said sample-hold circuit.
Claim 9
Dependent Claim 92 words
A phase locked loop circuit for receiving a suppressed carrier input signal for use in a heterodyne receiver as claimed in claim 4, wherein said change-over circuit comprises a first and a second sample-hold circuit, and an adder, said first and second sample-hold circuits being connected to the output terminals of said subtractor and said third phase detector respectively, and the output signals of said first and second sample-hold circuits are added in said adder, the output signal of said adder being applied to said local oscillator for controlling said local oscillator.

References Cited (Backward Citations)

US4048566A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-02-09 1990-08-11 1991-02-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-02-09 1994-08-11 1995-02-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-02-09 1998-08-11 1999-02-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag