← Back to Patent Explorer
US4641109A Expired / Lapsed US ⏱️ 0.0 years remaining

CMOS crystal controlled oscillator

Assignee: Oki Electric Industry Co Ltd
•
Filing: 1985-12-11
•
Granted: 1987-02-03
•
Expires: 2005-12-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A CMOS crystal controlled oscillator includes a CMOS inverter composed of series connected MOS FETs and a crystal connected between signal input an output nodes of the inverter. First and second capacitors are respectively connected between the signal input and output nodes of the inverter and a feedback resistor is connected between the signal input and output nodes of the inverter. A first current limiting circuit is connected between a MOS FET of the inverter and a power source potential and a second limiting circuit is connected between another MOS FET of the inverter and a ground potential. A control register is provided for controlling the first and second current limiting circuits based on data contained within an internal data bus.

Inventors

  • 👤 Yokouchi Hiroshi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 22:17
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/354; H03K3/3545

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 275 words
A CMOS crystal controlled oscillator for use in a semiconductor device having an internal data bus comprising: (a) a CMOS inverter composed of P and N type MOS FETs which are connected in series with each other; (b) a crystal element connected between signal input and output nodes of said CMOS inverter; (c) a first capacitor connected between said signal input node of said CMOS inverter and a ground potential; (d) a second capacitor connected between said signal output node of said CMOS inverter and said ground potential; (e) a feedback resistor connected between the signal input and output nodes of said CMOS inverter for providing a DC bias potential to said CMOS inverter; (f) a first current-limiting circuit connected between the P type MOS FET of said CMOS inverter and a power source potential for limiting a current through said CMOS inverter; said first current-limiting circuit comprising a plurality of P type MOS FETs which are connected in parallel; (g) a second current-limiting circuit connected between said N type MOS FET of said CMOS inverter and said ground potential for limiting a current flowing through said CMOS inverter; said second current-limiting circuit comprising a plurality of N type MOS FETs which are connected in parallel; and (h) a control register for controlling said first and second current-limiting circuits based on data on said internal data bus to reduce power consumption of said crystal control oscillator; wherein said plurality of P type MOS FETs are controlled selectively in response to data from said control register and wherein said plurality of N type MOS FETs are controlled selectively in response to data from said control register.
Claim 2
Dependent Claim 275 words
A CMOS crystal controlled oscillator for use in a semiconductor device having an internal data bus comprising: (a) a CMOS inverter composed of P and N type MOS FETs which are connected in series with each other; (b) a crystal element connected between signal input and output nodes of said CMOS inverter; (c) a first capacitor connected between said signal input node of said CMOS inverter and a ground potential; (d) a second capacitor connected between said signal output node of said CMOS inverter and said ground potential; (e) a feedback resistor connected between the signal input and output nodes of said CMOS inverter for providing a DC bias potential to said CMOS inverter; (f) a first current-limiting circuit connected between the P type MOS FET of said CMOS inverter and a power source potential for limiting a current through said CMOS inverter; said first current-limiting circuit comprising a plurality of P type MOS FETs which are connected in parallel; (g) a second current-limiting circuit connected between said N type MOS FET of said CMOS inverter and said ground potential for limiting a current flowing through said CMOS inverter; said second current-limiting circuit comprising a plurality of N type MOS FETs which are connected in parallel; and (h) a control register for controlling said first and second current-limiting circuits based on data on said internal data bus to reduce power consumption of said crystal control oscillator; wherein said plurality of P type MOS FETs are controlled selectively in response to data from said control register and wherein said plurality of N type MOS FETs are controlled selectively in response to data from said control register.
Claim 3
Dependent Claim 56 words
A CMOS crystal control oscillator according to claim 1, further including a means connected between the output of said CMOS inverter and the output of said control register for preventing the output of said CMOS from being electrically floating when said P and N type MOS FETs of said CMOS inverter are in an off condition.
Claim 4
Dependent Claim 23 words
A CMOS crystal control oscillator according to claim 2, wherein said electrically floating preventing means comprises a MOS FET and a NOR circuit.
Claim 5
Dependent Claim 47 words
A CMOS crystal control oscillator according to claim 2, further including a control means connected between said first and second current-limiting circuits and said control register for selectively causing conduction of predetermined MOS FETs in response to an external control signal, thereby improving its oscillation starting time.
Claim 6
Dependent Claim 17 words
A CMOS crystal control oscillator according to claim 4, wherein said control means comprises a NOR circuit.

References Cited (Backward Citations)

JPS55117311A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-02-02 1990-08-04 1991-02-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-02-02 1994-08-04 1995-02-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-02-02 1998-08-04 1999-02-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag