US4641102A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Random number generator
Assignee: Nokia Bell Labs
•
Filing: 1984-08-17
•
Granted: 1987-02-03
•
Expires: 2004-08-17
Abstract
Abstract A random number generator (RNG) uses an edge-triggered D-type flip-flop with a high frequency square wave having an approximately 50 percent duty cycle connected to a data input terminal and a low frequency square wave connected to a clock input terminal, a five-state counter, five two-input AND gates, five exclusive-OR gates, and five shift registers. An essentially truly random number is generated at the RNG output terminals. Probability biases due to both variations in the 50 percent duty cycle of the data waveform and small amounts of cycle-to-cycle jitter of the clock waveform are effectively removed.
Inventors
- 👤 Kenneth B. Coulthart
- 👤 Robert C. Fairfield
- 👤 Robert L. Mortenson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 02:21
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/58; G06F7/588
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
344 words
Circuitry comprising: a sample-and-hold circuit having first and second input terminals and an output terminal and being connected to detect successive levels of a signal applied to the first input terminal at points in time which are determined by occurrences of a preselected portion of a repetitive signal applied to the second input terminal and to generate at the output terminal sample-and-hold output signals which are representative of the levels of the signal applied to the first input terminal, each of the levels of the sample-and-hold output signal being held until the preselected portion of the signal applied to the second input terminal recurs; a plurality of exclusive-OR gates each of which having first and second input terminals and an output terminal; gating means having an input terminal coupled to the output terminal of the sample-and-hold circuit and having a plurality of output terminals with each one of same coupled to a separate second input terminal of one of the plurality of exclusive-OR gates; the gating means being adapted to successively apply each of the sample-and-hold output signals to the second input terminal of a different one of each of the plurality of exclusive-OR gates; a plurality of shift registers, each of the registers comprising a first and a last stage and having an input terminal coupled to the first stage thereof, and further having a first output terminal coupled to a last stage thereof; the output terminal of each of the exclusive-OR gates being coupled to the input terminal of a separate one of the shift registers; the first output terminal of a first of the shift registers being coupled to the first input terminal of a second of the exclusive-OR gates; the first output terminal of each successive shift register being coupled to the first input terminal of the next successive exclusive-OR gate, with the first output terminal of the last shift register being coupled to the first input terminal of the first of the exclusive-OR gates; and circuitry output terminals being coupled to selected stages of the plurality of shift registers.
Claim 2
Dependent Claim
344 words
Circuitry comprising: a sample-and-hold circuit having first and second input terminals and an output terminal and being connected to detect successive levels of a signal applied to the first input terminal at points in time which are determined by occurrences of a preselected portion of a repetitive signal applied to the second input terminal and to generate at the output terminal sample-and-hold output signals which are representative of the levels of the signal applied to the first input terminal, each of the levels of the sample-and-hold output signal being held until the preselected portion of the signal applied to the second input terminal recurs; a plurality of exclusive-OR gates each of which having first and second input terminals and an output terminal; gating means having an input terminal coupled to the output terminal of the sample-and-hold circuit and having a plurality of output terminals with each one of same coupled to a separate second input terminal of one of the plurality of exclusive-OR gates; the gating means being adapted to successively apply each of the sample-and-hold output signals to the second input terminal of a different one of each of the plurality of exclusive-OR gates; a plurality of shift registers, each of the registers comprising a first and a last stage and having an input terminal coupled to the first stage thereof, and further having a first output terminal coupled to a last stage thereof; the output terminal of each of the exclusive-OR gates being coupled to the input terminal of a separate one of the shift registers; the first output terminal of a first of the shift registers being coupled to the first input terminal of a second of the exclusive-OR gates; the first output terminal of each successive shift register being coupled to the first input terminal of the next successive exclusive-OR gate, with the first output terminal of the last shift register being coupled to the first input terminal of the first of the exclusive-OR gates; and circuitry output terminals being coupled to selected stages of the plurality of shift registers.
Claim 3
Dependent Claim
119 words
The circuitry of claim 1 wherein: the gating means comprises an n-state ring counter and a plurality of AND gates, each of the AND gate having first and second input terminals and an output terminal; the n-state ring counter has an input terminal coupled to the second input terminal of the sample-and-hold circuit and has a plurality of output terminals each of which is coupled to the second input terminal of a separate one of the AND gates; and the first input terminal of each AND gate is connected for receiving the sample-and-hold output signals, and the output terminal of each of the AND gates is coupled to a separate second input terminal of one of the exclusive-OR gates.
Claim 4
Dependent Claim
36 words
The circuitry of claim 2 wherein the sample and hold circuit is an edge-triggered D-type flip-flop with the first input terminal being a data input terminal and the second input terminal being a clock input terminal.
Claim 5
Dependent Claim
28 words
The circuitry of claim 3 wherein the n state ring counter is a five-state ring counter, there are five AND gates, five exclusive-OR gates, and five shift registers.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-02-02 | 1990-08-04 | 1991-02-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-02-02 | 1994-08-04 | 1995-02-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-02-02 | 1998-08-04 | 1999-02-03 | $7700.00 | Window Closed / Lapsed |