Wrap-around logic for interprocessor communications

Claim 1

A data processing system comprising a plurality of units including a central processor unit (CPU), a subordinate processor unit (SUB), a local bus coupled to said (CPU) and (SUB), a local bus adapter coupled to said local bus for the transfer of information in a primary mode of operation directly between the CPU and SUB, an input output unit (I/O) for issuing input output commands to transfer information from the I/O to said CPU and SUB, a common bus coupled to said (I/O) CPU and SUB for providing a path for the transfer of information between the I/O and the CPU and SUB, a common bus adapter including wrap-around logic means coupled to said local bus adapter and to said common bus for capturing information being transferred on the common bus and directing that information to the CPU and SUB, and also for transferring information from the CPU and SUB to the common bus, and said wrap-around logic means in said local bus and common bus adapters for inhibiting transfer of information directly between the CPU and SUB and for returning information from the CPU or SUB utilizing input output commands issued by said I/O, which information has been previously transferred to the common bus under commands issued by said CPU, back through the common bus adapter to the CPU or SUB in a secondary mode of operation; whereby there is provided an alternate route for issuing instructions from the CPU to the SUB, by having the CPU and its SUBs coupled by dedicated private interfaces, with instructions issued directly from the CPU to these interfaces, and whereby the wrap-around logic means detects information that is not to be transferred to the I/O units and accordingly reroutes it back to the CPU or its SUBs.