← Back to Patent Explorer
US4639763A Expired / Lapsed US ⏱️ 0.0 years remaining

Interlace to non-interlace scan converter for RGB format video input signals

Assignee: RCA Licensing Corp
•
Filing: 1985-04-30
•
Granted: 1987-01-27
•
Expires: 2005-04-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A speed-up memory converts interlaced RGB input signals to double line-rate (progressive scan) form. A vertical detail signal is derived from the RGB input signals before or after speed-up and a vertical peaking signal is derived from the detail signal. During the first read operation of the speed-up memory both signals are added to the speeded-up signals to effect a preshoot of the resultant signal and during the second speed-up memory read operation only the peaking signal added to affect an overshoot of the resultant signals whereby alternate lines of the converted RGB signals exhibit enhanced vertical detail.

Inventors

  • 👤 Donald H. Willis
  • 👤 Russell T. Fling

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 08:23
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/14; H04N9/00; H04N9/64; H04N9/646; H04N7/00; H04N7/01; H04N7/0117; H04N7/012

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 168 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video ouput signals; vertical detail signal forming means, coupled to a selected one of said input means and said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.
Claim 2
Dependent Claim 168 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video ouput signals; vertical detail signal forming means, coupled to a selected one of said input means and said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.
Claim 3
Dependent Claim 99 words
Scan conversion apparatus as recited in claim 1 wherein said video speed-up circuit means comprises memory means having a write mode for storing each line of said color component signals and having first and second read modes for recovering each stored line twice thereby doubling the line rate of the stored signals and wherein said output means includes circuit means for placing said output means in said first operative condition during said first read mode of said memory means and for placing said output means in said second operative condition during said second read mode of said memory means.
Claim 4
Dependent Claim 63 words
Apparatus as recited in claim 1 wherein said output means comprises: first means for adding said vertical peaking and detail signals to form a sum signal; and circuit means for subtracting said sum signal from said every other line of said double line-rate video output signals and for adding said peaking signal to said intermediate lines of said double line-rate video output signals.
Claim 5
Dependent Claim 72 words
Apparatus as recited in claim 3 wherein said circuit means comprises: first, second and third adder means, each having a first input for receiving a respective one of said double line-rate video output signals and having a second input; inverter means for inverting said sum signal; and switch means for selectively coupling said second inputs of said first, second and third adder means to said inverter means and to said processing means.
Claim 6
Dependent Claim 227 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said input means for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot, and wherein said vertical detail signal forming means comprises: matrix means coupled to said input means for forming a luminance representative signal at said given line rate; comb filter means coupled to said matrix means for forming a vertical detail representative signal at said given line rate; and further video speed up circuit means coupled to said comb filter means for providing said double line-rate vertical detail representative signal.
Claim 7
Dependent Claim 227 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said input means for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot, and wherein said vertical detail signal forming means comprises: matrix means coupled to said input means for forming a luminance representative signal at said given line rate; comb filter means coupled to said matrix means for forming a vertical detail representative signal at said given line rate; and further video speed up circuit means coupled to said comb filter means for providing said double line-rate vertical detail representative signal.
Claim 8
Dependent Claim 208 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot, and wherein said vertical detail signal forming means comprises: matrix means coupled to said video speed-up circuit means for providing a luminance representative signal at double said given line rate; and comb filter means coupled to said matrix means for forming said double line-rate vertical detail representative signal.
Claim 9
Dependent Claim 208 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot, and wherein said vertical detail signal forming means comprises: matrix means coupled to said video speed-up circuit means for providing a luminance representative signal at double said given line rate; and comb filter means coupled to said matrix means for forming said double line-rate vertical detail representative signal.
Claim 10
Dependent Claim 66 words
Scan conversion apparatus as recited in claim 6 wherein said comb filter means comprises delay means having an input and an output, switch means for selectively connecting said input of said delay means to said output thereof and to said matrix means and subtractor means having a first input connected to said matrix means and a second input connected to said output of said delay means.
Claim 11
Dependent Claim 159 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said input means for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.
Claim 12
Dependent Claim 159 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said input means for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.
Claim 13
Dependent Claim 160 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.
Claim 14
Dependent Claim 160 words
Interlaced to non-interlaced scan conversion apparatus, comprising: input means for receiving first, second and third color component signals representative of an image raster scanned in interlaced fashion at a given horizontal line rate; video speed-up circuit means, coupled to said input means, for providing first, second and third double line rate color component video output signals; vertical detail signal forming means, coupled to said speed-up circuit means, for providing a double line-rate vertical detail representative signal; processing means, coupled to said vertical detail signal forming means, for providing a double line rate vertical peaking signal; and output means, having a first operative condition for combining said vertical peaking and detail signals with every other line of said double line-rate video output signals for causing said other lines to exhibit preshoot and having a second operative condition for combining said vertical peaking signal with intermediate lines of said double line-rate video output signals for causing the intermediate lines to exhibit overshoot.

References Cited (Backward Citations)

US3732360A Cited
US4245237A Cited
US4400719A Cited
US4422094A Cited
US4415931A Cited
US4558347A Cited
US4573068A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-01-26 1990-07-28 1991-01-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-01-26 1994-07-28 1995-01-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-01-26 1998-07-28 1999-01-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag