← Back to Patent Explorer
US4638257A Expired / Lapsed US ⏱️ 0.0 years remaining

Amplification by a phase locked array of Josephson junctions

Assignee: United States Department of Commerce
•
Filing: 1985-11-26
•
Granted: 1987-01-20
•
Expires: 2005-11-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A Josephson junction amplifier comprising an array of series connected Josephson junctions which are maintained in a finite voltage, mutually electromagnetically phase-locked state. An input signal is applied across a first group of one or more but less than all of the Josephson junctions, and the output is taken across a second group of the junctions which has a greater number of junctions than the first group. Alternatively, two arrays may be connected in parallel to provide stable electromagnetic phase locking.

Inventors

  • 👤 Donald G. McDonald

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:18
CPC Classifications
H; H03; H03F; H03F19/00; H03F2200/00; H03F2200/372; Y; Y10; Y10S; Y10S505/00; Y10S505/825; Y10S505/855

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 89 words
An amplifier comprising: an array of n Josephson junctions connected in series, where n is an integer greater than 1, said junctions being in a finite voltage state and mutually electromagnetically phase locked; input means having m of said Josephson junctions connected therebetween for connecting an input signal to said amplifier, m being an integer less than n and greater than 0; and output means including impedance load means and having at least m+1 Josephson junctions of said series connected therebetween for providing an output signal from said amplifier.
Claim 2
Dependent Claim 89 words
An amplifier comprising: an array of n Josephson junctions connected in series, where n is an integer greater than 1, said junctions being in a finite voltage state and mutually electromagnetically phase locked; input means having m of said Josephson junctions connected therebetween for connecting an input signal to said amplifier, m being an integer less than n and greater than 0; and output means including impedance load means and having at least m+1 Josephson junctions of said series connected therebetween for providing an output signal from said amplifier.
Claim 3
Dependent Claim 38 words
The amplifier of claim 1, wherein said input means comprises first and second terminals for providing direct coupling of an input signal to said amplifier, and wherein said output means comprises said first terminal and a third terminal.
Claim 4
Dependent Claim 15 words
The amplifier of claim 1, wherein said Josephson junctions are formed in a linear array.
Claim 5
Dependent Claim 22 words
The amplifier of claim 1 further comprising means for operating said Josephson junctions such that said amplifier exhibits a negative input impedance.
Claim 6
Dependent Claim 47 words
The amplifier of claim 1, wherein all of said junctions operate at substantially the same oscillation frequency, thereby producing a voltage gain which corresponds to the ratio of the number of junctions connected between said output means to the number of junctions connected between said input means.
Claim 7
Independent Claim 75 words
A method of amplifying an input signal, comprising: applying the input signal across a first group of at least one but less than all of an array of series connected Josephson junctions which are in a finite voltage state and mutually electromagnetically phase locked; obtaining an output signal across a second group of said Josephson junctions which contains a greater number of junctions than said first group and to which an impedance load is connected.
Claim 8
Independent Claim 75 words
A method of amplifying an input signal, comprising: applying the input signal across a first group of at least one but less than all of an array of series connected Josephson junctions which are in a finite voltage state and mutually electromagnetically phase locked; obtaining an output signal across a second group of said Josephson junctions which contains a greater number of junctions than said first group and to which an impedance load is connected.
Claim 9
Dependent Claim 109 words
An amplifier comprising: first and second arrays each of n Josephson junctions connected in series, wherein n is an integer greater than 1, said junctions being in a finite voltage state and mutually electromagnetically phase locked, and said second array being connected in parallel with said first array; input means having m of said Josephson junctions of said first array connected therebetween for connecting an input signal to said amplifier, m being an integer less than n and greater than 0; and output means including impedance load means and having at least m+1 Josephson junctions of said second array connected therebetween for providing an output signal from said amplifier.
Claim 10
Dependent Claim 109 words
An amplifier comprising: first and second arrays each of n Josephson junctions connected in series, wherein n is an integer greater than 1, said junctions being in a finite voltage state and mutually electromagnetically phase locked, and said second array being connected in parallel with said first array; input means having m of said Josephson junctions of said first array connected therebetween for connecting an input signal to said amplifier, m being an integer less than n and greater than 0; and output means including impedance load means and having at least m+1 Josephson junctions of said second array connected therebetween for providing an output signal from said amplifier.
Claim 11
Dependent Claim 21 words
The amplifier of claim 7, wherein the said first and second arrays are directly connected in parallel to form a SQUID.

References Cited (Backward Citations)

US4371796A Cited
JPS59124779A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-01-19 1990-07-21 1991-01-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-01-19 1994-07-21 1995-01-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-01-19 1998-07-21 1999-01-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag