Message transmission circuitry

Claim 2

A slave circuit to be used in a data communications system which as an interconnecting bus means between a master device and said slave circuit, comprising in combination: address decoder means connected to said interconnecting bus for responding to particular address signals therefrom to provide activating signals; data signal storage means connected to said interconnecting bus and connected to receive data signals from said data communication system and designed to hold said data signals for subsequent transmission on said interconnecting bus; logic circuitry means connected to both said data signal storage means and said address decoder means; control signal circuitry connected to said logic circuitry means to provide at least first and second control signals thereto whereby in response to said first control signal and said activating signals said logic circuitry will cause said data signal storage means to transmit data signals during a first time period and whereby in response to said second control signal and said activating signals said logic circuitry means will cause said data signal storage means to retain data signals, which were the basis of a data transmission in said first time period to be the basis for a data transmission during a subsequent time period.

Claim 3

A slave circuit according to claim 1 wherein said data signal storage means includes a data register means connected to receive data signals from a source and includes a latch register means connected to receive data signals from said data register, said latch register means further designed to hold data signals for a second transmission in response to the generation of said second control signal, and wherein said latch register means transmits data signals on said bus.

Claim 4

A slave circuit according to claim 2 wherein said data register includes responsive means to cause data signals to be clocked into said data register in response to the provision of said first control signal and to cause data signals to be inhibited from entering said data register in response to the provision of said second control signal.

Claim 5

A slave circuit according to claim 1 wherein said control signal circuit includes a bistable circuit having first and second input means and operable in first and second conditions, said bistable circuit for providing said first control signal in response to said bistable circuit operating in its first condition at the time that a clock signal is present on said second input means and further for providing said second control signal in response to said bistable circuit operating in its second condition in response to a particular signal on said first input means and said clock signal on said second input means.

Claim 6

In a data communications system which includes a data signal source and transmits data signals and address signals between at least one master device and at least one slave device and wherein said master device has a data processing means with a program advance means as well as a clock signal generator, as parts thereof, which clock signal generator provides a plurality of different clock signals, a circuit to enable said master device to undertake a subsequent step of obtaining data signals from a slave device when an irregularity has been detected in data signals transferred in a prior step, comprising in combination: signal bus means connecting said slave device with said master device; addressable data signal storage means connected as part of said slave device, said addressable data signal storage means connected to a data signal source to receive data signals therefrom and connected to said signal bus to receive address signals from said master device to condition said slave device to transmit data signals therefrom; latch register means, connected to said addressable data signal storage means to receive control signals and data information signals therefrom and connected to said signal bus means to transmit data signals therealong to said master device, said latch register means further designed to respond to control signals to retain data signals, which represent data signals previously transmitted to said master device; first and second parity circuits respectively connected as part of said master device and said slave device, said first and second parity circuits formed to provide supplemental signals to maintain correct parity for groups of information signals respectively transmitted by said master device and said slave device for further designed to produce error signals when incorrect parity is detected for groups of signals respectively received by said master device and said slave device; parity error circuitry connected to said first and second parity circuits and further connected to said addressable data signal storage means to respond to a parity error signal to provide said control signals to said latch register whereby said master device is able to receive, during a subsequent time, data signals from said latch register which had been the basis for a data signal transmission in a prior time.

Claim 7

In a data communications system which includes a data signal source and transmits data signals and address signals between at least one master device and at least one slave device and wherein said master device has a data processing means with a program advance means as well as a clock signal generator, as parts thereof, which clock signal generator provides a plurality of different clock signals, a circuit to enable said master device to undertake a subsequent step of obtaining data signals from a slave device when an irregularity has been detected in data signals transferred in a prior step, comprising in combination: signal bus means connecting said slave device with said master device; addressable data signal storage means connected as part of said slave device, said addressable data signal storage means connected to a data signal source to receive data signals therefrom and connected to said signal bus to receive address signals from said master device to condition said slave device to transmit data signals therefrom; latch register means, connected to said addressable data signal storage means to receive control signals and data information signals therefrom and connected to said signal bus means to transmit data signals therealong to said master device, said latch register means further designed to respond to control signals to retain data signals, which represent data signals previously transmitted to said master device; first and second parity circuits respectively connected as part of said master device and said slave device, said first and second parity circuits formed to provide supplemental signals to maintain correct parity for groups of information signals respectively transmitted by said master device and said slave device for further designed to produce error signals when incorrect parity is detected for groups of signals respectively received by said master device and said slave device; parity error circuitry connected to said first and second parity circuits and further connected to said addressable data signal storage means to respond to a parity error signal to provide said control signals to said latch register whereby said master device is able to receive, during a subsequent time, data signals from said latch register which had been the basis for a data signal transmission in a prior time.

Claim 8

In a data communication system, a circuit according to claim 5 wherein said addressable data signal storage means includes: an address decoder circuit to receive address signals; data register means to receive data signals for transmission to said latch register; and logic circuitry connected between said address decoder circuit and said data register means to provide control signals to said data register means partially in response to signals from said address decoder circuit.

Claim 9

In a data communications system, a circuit according to claim 6 wherein said logic circuitry is connected to said latch register means to provide said control signals thereto.

Claim 10

In a data communications system a circuit according to claim 6 wherein said parity error circuitry is connected to said logic circuitry.

Claim 11

In a data communications system, a circuit according to claim 5 wherein said parity error circuitry is formed to provide control signals in response to a parity error arising from a transmission of address signals and alternatively from a transmission of data signals.