US4620212A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with a resistor of polycrystalline silicon
Assignee: NEC Corp
•
Filing: 1983-05-25
•
Granted: 1986-10-28
•
Expires: 2003-05-25
Abstract
Abstract A semiconductor device has a first insulating film formed on a semiconductor substrate. A first group of parallel first unit resistor elements are made of a first layer of polycrystalline silicon and formed on and attached to the first insulating film. A second insulating film is formed over the first unit resistor elements and the surface of the first insulating film which is between the first unit resistor elements. A second group of parallel second unit resistor elements are made of a second layer of polycrystalline silicon which are formed on the second insulating film. Each of the resistor elements in both groups is formed with contact portions at opposite ends thereof. A plurality of groups of wiring layers provide connections between (1) the contact portions at one end of the first unit resistor elements, (2) the contact portions at one end of the second unit resistor elements, (3) between the contact portions at the other ends of the first unit resistor elements, and (4) the contact portions at the other ends of the second unit resistor elements, respectively. A first input/output conductor is connected to the contact portion of one unit resistor element, and a second input/output conductor is connected to the contact portion of another unit resistor element, both being selected from among the first and second groups of unit resistor elements whereby they are formed into a single resistor.
Inventors
- 👤 Kazuo Ogasawara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 11:21
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10D88/00
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
345 words
A semiconductor device comprising a first insulating film formed on a semiconductor substrate; a first group of first unit resistor elements made of a first layer of polycrystalline silicon formed on and attached to said first insulating film, the first unit resistor elements being arranged in parallel with each other and extending in one direction, each of said first unit resistor elements being formed with contact portions at opposite ends thereof; a second insulating film formed over said first unit resistor elements and over the surface of said first insulating film between said first unit resistor elements; a second group of said unit resistor elements made of a second layer of polycrystalline silicon formed on said second insulating film, said second unit resistor elements being arranged in parallel with said first unit resistor elements, each of said second unit resistor elements being formed with contact portions at opposite ends thereof; said first unit resistor elements and said second unit resistor elements being alternately arranged, each of said second unit resistor elements being entirely separated from the adjacent first unit resistor element with a predetermined minimum distance between them when viewed in plan view so that no portion of said second unit resistor elements overlies said first unit resistor elements; a plurality of groups of wiring layers for providing connections between said contact portions at one ends of said first unit resistor elements and said contact portions at corresponding ends of said second unit resistor elements, and between said contact portions at the other ends of said first unit resistor elements and the contact portions at the corresponding other ends of said second unit resistor elements, respectively; a first input/output conductor connected to said contact portion of one unit resistor element selected from among said first and second groups of unit resistor elements; and a second input/output conductor connected to said contact portion of another unit resistor element selected from among said first and second groups of unit resistor elements, whereby said first and second groups of unit resistor elements are formed into a single resistor.
Claim 2
Dependent Claim
345 words
A semiconductor device comprising a first insulating film formed on a semiconductor substrate; a first group of first unit resistor elements made of a first layer of polycrystalline silicon formed on and attached to said first insulating film, the first unit resistor elements being arranged in parallel with each other and extending in one direction, each of said first unit resistor elements being formed with contact portions at opposite ends thereof; a second insulating film formed over said first unit resistor elements and over the surface of said first insulating film between said first unit resistor elements; a second group of said unit resistor elements made of a second layer of polycrystalline silicon formed on said second insulating film, said second unit resistor elements being arranged in parallel with said first unit resistor elements, each of said second unit resistor elements being formed with contact portions at opposite ends thereof; said first unit resistor elements and said second unit resistor elements being alternately arranged, each of said second unit resistor elements being entirely separated from the adjacent first unit resistor element with a predetermined minimum distance between them when viewed in plan view so that no portion of said second unit resistor elements overlies said first unit resistor elements; a plurality of groups of wiring layers for providing connections between said contact portions at one ends of said first unit resistor elements and said contact portions at corresponding ends of said second unit resistor elements, and between said contact portions at the other ends of said first unit resistor elements and the contact portions at the corresponding other ends of said second unit resistor elements, respectively; a first input/output conductor connected to said contact portion of one unit resistor element selected from among said first and second groups of unit resistor elements; and a second input/output conductor connected to said contact portion of another unit resistor element selected from among said first and second groups of unit resistor elements, whereby said first and second groups of unit resistor elements are formed into a single resistor.
Claim 3
Dependent Claim
31 words
A semiconductor device according to claim 1, wherein each of said first unit resistor elements and each of said second unit resistor elements are alternately arrayed, as viewed in plan view.
Claim 4
Dependent Claim
29 words
A semiconductor device according to claim 1, wherein said first unit resistor element and said second unit resistor element extend at a predetermined spacing, as viewed in plan view.
Claim 5
Dependent Claim
17 words
A semiconductor device according to claim 1, wherein said second insulating film is a thermally oxidized film.
Claim 6
Dependent Claim
17 words
A semiconductor device according to claim 1, wherein said second insulating film is a chemical vapour deposition.
Claim 7
Dependent Claim
19 words
A semiconductor device according to claim 1, wherein said first and second unit resistor elements have different sheet resistances.
Claim 8
Dependent Claim
21 words
A semiconductor device according to claim 1, wherein said first and second unit resistor elements have substantially the same sheet resistance.
Claim 9
Dependent Claim
36 words
A semiconductor device according to claim 1, wherein said second unit resistor elements are positioned at a lever which is higher from the surface of said semiconductor substrate than said first unit resistor elements are positioned.
Claim 10
Dependent Claim
37 words
A semiconductor device according to claim 1, wherein each of said unit resistor elements has a length of approximately 15 to 200 μm, excluding the contact portions thereof, and a sheet resistance of 5 to 400 Ω/□.
References Cited (Backward Citations)
JPS5561056A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-27 | 1990-04-28 | 1990-10-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-27 | 1994-04-28 | 1994-10-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-27 | 1998-04-28 | 1998-10-28 | $7700.00 | Window Closed / Lapsed |