US4618920A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frequency control circuit
Assignee: Sundstrand Corp
•
Filing: 1984-05-24
•
Granted: 1986-10-21
•
Expires: 2004-05-24
Abstract
Abstract A frequency control circuit for controlling the output frequency of an inverter power pole switching arrangement produces a modified clock signal by inhibiting clock pulses of a stable clock signal in response to output pulses of a voltage controlled oscillator. The average frequency of the modified clock signal is then equal to the difference between the original clock signal and the output frequency of the voltage controlled oscillator. A control voltage which represents the difference between a normal inverter output frequency and the frequency of an external power source is used to control the output frequency of the voltage controlled oscillator.
Inventors
- 👤 David A. Fox
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 09:56
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/156; H02; H02J; H02J3/00; H02J3/38; H02J3/40
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
314 words
A frequency control circuit comprising: an input terminal for receiving a clock signal comprising a plurality of voltage pulses which occur at a fixed frequency; a voltage controlled oscillator for producing an output signal comprising a plurality of voltage pulses which occur at a variable frequency, dependent upon an applied control voltage; first and second type D flip flop circuits; said first flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, and a Q output terminal wherein said first flip flop circuit data input terminal is connected to a preselected logic signal and said first flip flop circuit clock input terminal is conected to receive said voltage controlled oscillator output signal; said second flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, a Q output terminal and a Q output terminal wherein the data input terminal of said second flip flop circuit is connected to the Q output terminal of said first flip flop circuit, the clock input terminal of said second flip flop circuit is connected to receive said clock signal, and the Q output terminal of said second flip flop circuit is connected to the clear input terminal of said first flip flop circuit; and a logic gate having two input terminals and an output terminal wherein the Q output terminal of said second flip flop circuit is connected to one of said logic gate input terminals and the other one of said logic gate input terminals is connected to receive said clock signal such that a modified clock signal occurs on said logic gate output terminal; said modified clock signal being produced by passing the voltage pulses of said clock signal to said logic gate output terminal such that each clock signal voltage pulse which immediately succeeds a voltage controlled oscillator output signal voltage pulse is inhibited.
Claim 2
Dependent Claim
314 words
A frequency control circuit comprising: an input terminal for receiving a clock signal comprising a plurality of voltage pulses which occur at a fixed frequency; a voltage controlled oscillator for producing an output signal comprising a plurality of voltage pulses which occur at a variable frequency, dependent upon an applied control voltage; first and second type D flip flop circuits; said first flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, and a Q output terminal wherein said first flip flop circuit data input terminal is connected to a preselected logic signal and said first flip flop circuit clock input terminal is conected to receive said voltage controlled oscillator output signal; said second flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, a Q output terminal and a Q output terminal wherein the data input terminal of said second flip flop circuit is connected to the Q output terminal of said first flip flop circuit, the clock input terminal of said second flip flop circuit is connected to receive said clock signal, and the Q output terminal of said second flip flop circuit is connected to the clear input terminal of said first flip flop circuit; and a logic gate having two input terminals and an output terminal wherein the Q output terminal of said second flip flop circuit is connected to one of said logic gate input terminals and the other one of said logic gate input terminals is connected to receive said clock signal such that a modified clock signal occurs on said logic gate output terminal; said modified clock signal being produced by passing the voltage pulses of said clock signal to said logic gate output terminal such that each clock signal voltage pulse which immediately succeeds a voltage controlled oscillator output signal voltage pulse is inhibited.
Claim 3
Dependent Claim
19 words
A frequency control circuit as recited in claim 1, further comprising: a crystal oscillator for generating said clock signal.
Claim 4
Dependent Claim
414 words
An electric power system comprising: a generator for producing a DC voltage on a pair of DC-link conductors; an inverter for converting said DC voltage to a multiple phase AC output, said inverter including a pattern generator, a plurality of output power poles, and means for alternatively switching said power poles between one of said DC-link conductors having a positive polarity and the other one of said DC-link conductors having a negative polarity in accordance with a signal generator by said pattern generator; and a frequency control circuit for controlling the frequency of the output signal of said pattern generator, said frequency control circuit including an input terminal for receiving a clock signal comprising a plurality of voltage pulses which occur at a fixed frequency; a voltage controlled oscillator for producing an output signal comprising a plurality of voltage pulses which occur at a variable frequency, dependent upon an applied control voltage; first and second type D flip flop circuits; said first flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, and a Q output terminal wherein said first flip flop circuit data input terminal is connected to a preselected logic signal and said first flip flop circuit clock input terminal is connected to receive said voltage controlled oscillator output signal; said second flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, a Q output terminal and a Q output terminal wherein the data input terminal of said second flip flop circuit is connected to the Q output terminal of said first flip flop circuit, the clock input terminal of said second flip flop circuit is connected to receive said clock signal, and the Q output terminal of said second flip flop circuit is connected to the clear input terminal of said first flip flop circuit; and a logic gate having two input terminals and an output terminal wherein the Q output terminal of said second flip flop circuit is connected to one of said logic gate input terminals and the other one of said logic gate input terminals is connected to receive said clock signal such that a modified clock signal occurs on said logic gate output terminal; said modified clock signal being produced by passing the voltage pulses of said clock signal to said logic gate output terminal such that each clock signal voltage pulse which immediately succeeds a voltage controlled oscillator output signal voltage pulse is inhibited.
Claim 5
Dependent Claim
414 words
An electric power system comprising: a generator for producing a DC voltage on a pair of DC-link conductors; an inverter for converting said DC voltage to a multiple phase AC output, said inverter including a pattern generator, a plurality of output power poles, and means for alternatively switching said power poles between one of said DC-link conductors having a positive polarity and the other one of said DC-link conductors having a negative polarity in accordance with a signal generator by said pattern generator; and a frequency control circuit for controlling the frequency of the output signal of said pattern generator, said frequency control circuit including an input terminal for receiving a clock signal comprising a plurality of voltage pulses which occur at a fixed frequency; a voltage controlled oscillator for producing an output signal comprising a plurality of voltage pulses which occur at a variable frequency, dependent upon an applied control voltage; first and second type D flip flop circuits; said first flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, and a Q output terminal wherein said first flip flop circuit data input terminal is connected to a preselected logic signal and said first flip flop circuit clock input terminal is connected to receive said voltage controlled oscillator output signal; said second flip flop circuit having a data input terminal, a clock input terminal, a clear input terminal, a Q output terminal and a Q output terminal wherein the data input terminal of said second flip flop circuit is connected to the Q output terminal of said first flip flop circuit, the clock input terminal of said second flip flop circuit is connected to receive said clock signal, and the Q output terminal of said second flip flop circuit is connected to the clear input terminal of said first flip flop circuit; and a logic gate having two input terminals and an output terminal wherein the Q output terminal of said second flip flop circuit is connected to one of said logic gate input terminals and the other one of said logic gate input terminals is connected to receive said clock signal such that a modified clock signal occurs on said logic gate output terminal; said modified clock signal being produced by passing the voltage pulses of said clock signal to said logic gate output terminal such that each clock signal voltage pulse which immediately succeeds a voltage controlled oscillator output signal voltage pulse is inhibited.
Claim 6
Dependent Claim
20 words
An electric power system circuit as recited in claim 3, further comprising: a crystal oscillator for generating said clock signal.
References Cited (Backward Citations)
GB885139A
Cited
US3254314A
Cited
US3715649A
Cited
GB1353791A
Cited
US3866129A
Cited
US3908132A
Cited
US4540945A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-20 | 1990-04-21 | 1990-10-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-20 | 1994-04-21 | 1994-10-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-20 | 1998-04-21 | 1998-10-21 | $7700.00 | Window Closed / Lapsed |