US4617523A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Differential pair with compensation for effects of parasitic capacitance
Assignee: Tektronix Inc
•
Filing: 1985-08-08
•
Granted: 1986-10-14
•
Expires: 2005-08-08
Abstract
Abstract First and second transistors are connected as a differential pair, and a third, current source transistor has its collector connected to the emitters of the first and second transistors and draws a first constant current. Fourth and fifth transistors are connected as a second differential pair with the collectors of the fourth and fifth transistors connected to the collectors of the first and second transistors respectively and with the bases of the fourth and fifth transistors connected to the bases of the second and first transistors respectively. A sixth, current source transistor has its collector connected to the emitters of the fourth and fifth transistors and draws a second constant current that is much smaller than the first constant current. All four transistors of the two differential pairs are essentially identical, and the two current source transistors have the same parasitic capacitances. Consequently, the displacement currents associated with the parasitic capacitance at the collector of the third transistor is replicated at the sixth transistor, and the contributions of the two displacement currents to the collector currents of the differential pairs are common mode, and are substantially cancelled. Feedthrough at the base/collector junctions of the first and second transistors is at least partially cancelled by feedthrough at the base/collector junctions of the fourth and fifth transistors respectively.
Inventors
- 👤 Stewart S. Taylor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:54
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/4521; H03F2203/00; H03F2203/45; H03F2203/45366
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
244 words
An electronic circuit comprising six transistors each having a control electrode and first and second controlled current electrodes, a first and a second transistor being connected as a first differential pair with their control electrodes connected to input terminals of the circuit, the first controlled current electrode of each of the first and second transistors connected to a first reference potential level and the second controlled current electrodes to the two transistors connected together, a third transistor being connected as a current source drawing a first constant current and having its first controlled current electrode connected to the second controlled current electrodes of the first and second transistors and its second controlled current electrode connected to a second reference potential level, a fourth and a fifth transistor being connected as a second differential pair with their first controlled current electrodes connected to the first controlled current electrodes of the first and second transistors respectively, the control electrodes of the fourth and fifth transistors connected to the control electrodes of the second and first transistors respectively and the second controlled current electrodes of the fourth and fifth transistors connected together, and the sixth transistor being connected as a current source drawing a second constant current, substantially smaller than the first constant current, and having its first controlled current electrode connected to the second controlled current electrodes of the fourth and fifth transistors and its second controlled current electrode connected to the second reference potential level.
Claim 2
Dependent Claim
244 words
An electronic circuit comprising six transistors each having a control electrode and first and second controlled current electrodes, a first and a second transistor being connected as a first differential pair with their control electrodes connected to input terminals of the circuit, the first controlled current electrode of each of the first and second transistors connected to a first reference potential level and the second controlled current electrodes to the two transistors connected together, a third transistor being connected as a current source drawing a first constant current and having its first controlled current electrode connected to the second controlled current electrodes of the first and second transistors and its second controlled current electrode connected to a second reference potential level, a fourth and a fifth transistor being connected as a second differential pair with their first controlled current electrodes connected to the first controlled current electrodes of the first and second transistors respectively, the control electrodes of the fourth and fifth transistors connected to the control electrodes of the second and first transistors respectively and the second controlled current electrodes of the fourth and fifth transistors connected together, and the sixth transistor being connected as a current source drawing a second constant current, substantially smaller than the first constant current, and having its first controlled current electrode connected to the second controlled current electrodes of the fourth and fifth transistors and its second controlled current electrode connected to the second reference potential level.
Claim 3
Dependent Claim
48 words
A circuit according to claim 1, wherein each of the six transistors is a bipolar transistor, the control electrode being the base of the transistor, the first controlled current electrode being the collector of the transistor and the second controlled current electrode being the emitter of the transistor.
Claim 4
Dependent Claim
38 words
A circuit according to claim 1, wherein the parasitic capacitance associated with the junctions between the control electrode and the first controlled current electrode of each of the first, second, fourth and fifth transistors is substantially the same.
Claim 5
Dependent Claim
21 words
A circuit according to claim 3, having an output terminal connected to the first controlled current electrode of the first transistor.
Claim 6
Dependent Claim
30 words
A circuit according to claim 1, further comprising a differential output circuit having two input terminals connected to the first controlled current electrodes of the first and second transistors respectively.
Claim 7
Dependent Claim
29 words
A circuit according to claim 5, wherein the parasitic capacitance associated with the first controlled current electrode for each of the third and sixth transistors is substantially the same.
Claim 8
Dependent Claim
62 words
A circuit according to claim 1, wherein the control current electrodes of the third and sixth transistors are connected together and the second controlled current electrodes of the third and sixth transistors are connected to the second reference potential level through first and second resistors respectively, the resistance value of the second resistor being much greater than that of the first resistor.
References Cited (Backward Citations)
US3560866A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-13 | 1990-04-14 | 1990-10-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-13 | 1994-04-14 | 1994-10-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-13 | 1998-04-14 | 1998-10-14 | $7700.00 | Window Closed / Lapsed |