← Back to Patent Explorer
US4616242A Expired / Lapsed US ⏱️ 0.0 years remaining

Enhancement and depletion mode selection layer for field effect transistor

Assignee: International Business Machines Corp
•
Filing: 1985-05-08
•
Granted: 1986-10-07
•
Expires: 2005-05-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A field effect transistor structure suitable for use in an array of such structures disposed on a common substrate (14) is formed with a source terminal (22), a drain (24) terminal, and a gate terminal (26) upon an upper surface of a semiconductor chip. The chip includes a first layer (18) and a second layer (20), the first layer being grown epitaxially upon the second layer. The first layer forms a part of the gate terminal and the second layer includes a charge conduction channel coupling the source region and the drain region. A pocket layer (16) is disposed in the second layer beneath the terminals of the transistor structure and is doped with either an donor dopant or an acceptor dopant for altering the electric field at the conduction channel to insert electrons or remove electrons therefrom so as to convert an operating mode from either an enhancement mode to a depletion mode or from a depletion mode to an enchancement mode. A substrate with a terminal on the backside thereof may be placed contiguous the bottom of said second layer, the back terminal being applied to a negative source of voltage for a transistor structure of n-channel format. The semiconductor material of the chip is a obtained from compounds of elements of the groups III and V of the periodic table.

Inventors

  • 👤 Paul M. Solomon
  • 👤 Steven L. Wright

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 15:02
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/351; H10D62/357; H10D84/0123; H10D84/0126; H10D84/0158; H10D84/02; H10D84/05

Claims Analysis

Total Claims: 40
Claim 1
Independent Claim 183 words
A semiconductor system of field-effect transistors operative in either of two modes, namely, a depletion mode and an enhancement mode, the system comprising: a first layer of semiconductor material and a second layer of semiconductor material, said first layer being grown epitaxially on said second layer; a plurality of field-effect transistors; each of said tansistors sharing said first layer of semiconductor material and said second layer of semiconductor material; each of said transistors comprising a source region a drain region and a gate electrode; in each of said transistors said source and said drain region contacting said second layer to establish a charge conduction channel therein in response to the application of a voltage between said source and said drain region; in each of said transistors said gate electrode contacting said first layer between said source region and said drain region to form a gate terminal with said first layer; and means buried within said second layer beneath at least one of said transistors for changing the mode of operation of one of said operating modes to the other of said operating modes.
Claim 2
Dependent Claim 183 words
A semiconductor system of field-effect transistors operative in either of two modes, namely, a depletion mode and an enhancement mode, the system comprising: a first layer of semiconductor material and a second layer of semiconductor material, said first layer being grown epitaxially on said second layer; a plurality of field-effect transistors; each of said tansistors sharing said first layer of semiconductor material and said second layer of semiconductor material; each of said transistors comprising a source region a drain region and a gate electrode; in each of said transistors said source and said drain region contacting said second layer to establish a charge conduction channel therein in response to the application of a voltage between said source and said drain region; in each of said transistors said gate electrode contacting said first layer between said source region and said drain region to form a gate terminal with said first layer; and means buried within said second layer beneath at least one of said transistors for changing the mode of operation of one of said operating modes to the other of said operating modes.
Claim 3
Dependent Claim 37 words
A system according to claim 1 wherein said mode changing means comprises a pocket layer of semiconductor material spaced apart from said source region and said drain region in a transistor located above said mode changing means.
Claim 4
Dependent Claim 26 words
A system according to claim 2 wherein said mode changing means extends laterally a distance at least as great as the extent of said gate terminal.
Claim 5
Dependent Claim 29 words
A system according to claim 3 wherein said mode changing means comprises a donor dopant for changing the enhancement mode to the depletion mode, said transistors being n-channel devices.
Claim 6
Dependent Claim 29 words
A system according to claim 3 wherein said mode changing means comprises an acceptor dopant for changing the enhancement mode to the depletion mode, said transistors being p-channel devices.
Claim 7
Dependent Claim 29 words
A system according to claim 3 wherein said mode changing means comprises an acceptor dopant for changing the depletion mode to the enhancement mode, said transistors being n-channel devices.
Claim 8
Dependent Claim 29 words
A system according to claim 3 wherein said mode changing means comprises a donor dopant for changing the depletion mode to the enhancement mode, said transistors being p-channel devices.
Claim 9
Dependent Claim 61 words
A system according to claim 3 wherein said mode changing means comprises a dopant specific to the mode of operation of a transistor above said mode changing means, there being either an acceptor dopant for changing an enhancement mode to a depletion mode or a donor dopant for changing a depletion mode to an enhancement mode, said transistors being p-channel devices.
Claim 10
Dependent Claim 29 words
A system according to claim 8 wherein said first layer and said second layer comprise semiconductor components of elements of Group III and Group V of the periodic table.
Claim 11
Dependent Claim 61 words
A system according to claim 3 wherein said mode changing means comprises a dopant specific to the mode of operation of a transistor above said mode changing means, there being either a donor dopant for changing an enhancement mode to a depletion mode or an acceptor dopant for changing a depletion mode to an enhancement mode, said transistors being n-channel devices.
Claim 12
Dependent Claim 29 words
A system according to claim 10 wherein said first layer and said second layer comprise semiconductor components of elements of Group III and Group V of the periodic table.
Claim 13
Dependent Claim 52 words
A system according to claim 11 wherein said first layer comprises n + AlGaAs and said second layer comprises intrinsic GaAs, each of said transistors being formed as an enhancement mode device in the absence of said pocket layer, said pocket layer being doped with silicon to provide a pocket of n+GaAs.
Claim 14
Dependent Claim 18 words
A system according to claim 12 further comprising a substrate of p.sup. GaAs disposed beneath said second layer.
Claim 15
Dependent Claim 35 words
A system according to claim 13 further comprising an electrode disposed on the back side of said substrate away from said second layer for receiving a voltage which is negative relative to said source terminal.
Claim 16
Dependent Claim 18 words
A system according to claim 14 wherein said pocket layer is under said source and said drain regions.
Claim 17
Dependent Claim 28 words
A system according to claim 15 wherein said gate electrode is formed of metal contiguous to said first layer to provide a Schottky barrier at said gate terminal.
Claim 18
Dependent Claim 63 words
A system according to claim 2 wherein said pocket layer is located beneath the charge conduction channel at a depth which is greater than approximately three wavelengths of the electron wave function, but less than the spacing between said source and said drain regions, to alter a threshold voltage while preserving a high carrier mobility in a transistor located above said pocket layer.
Claim 19
Dependent Claim 61 words
A system according to claim 17 wherein said mode changing means comprises a dopant specific to the mode of operation of a transistor above said mode changing means, there being either an acceptor dopant for changing an enhancement mode to a depletion mode or a donor dopant for changing a depletion mode to an enhancement mode, said transistors being p-channel devices.
Claim 20
Dependent Claim 60 words
A system according to claim 17 wherein said pocket layer includes a dopant specific to the mode of operation of a transistor above said mode changing means, there being either a donor dopant for changing an enhancement mode to a depletion mode or an acceptor dopant for changing a depletion mode to an enhancement mode, said transistors being n-channel devices.
Claim 21
Dependent Claim 25 words
A system according to claim 19 wherein said pocket layer extends from a location beneath said source region to a location beneath said drain region.
Claim 22
Dependent Claim 96 words
A system according to claim 20 further comprising a substrate of p + GaAs disposed beneath said second layer; and an electrode disposed on the back side of said substrate away from said second layer for receiving a voltage which is negative relative to said source terminal; and wherein said first layer comprises n + AlGaAs and said second layer comprises intrinsic GaAs, each of said transistors being formed as an enhancement mode device in the absence of said pocket layer, said pocket layer being doped with silicon to provide a pocket of n + GaAs.
Claim 23
Dependent Claim 61 words
A system according to claim 1 wherein said mode changing means comprises a dopant specific to the mode of operation of a transistor above said mode changing means, there being either an acceptor dopant for changing an enhancement mode to a depletion mode or a donor dopant for changing a depletion mode to an ehancement mode, said transistors being p-channel devices.
Claim 24
Dependent Claim 61 words
A system according to claim 1 wherein said mode coupling means comprises a dopant specific to the mode of operation of a transistor above said mode changing means, there being either a donor dopant for changing an enhancement mode to a depletion mode or an acceptor dopant for changing a depletion mode to an enhancement mode, said transistors being n-channel devices.
Claim 25
Dependent Claim 120 words
A system according to claim 23 wherein said mode changing means comprising a pocket layer of semiconductor material spaced apart from said source region and said drain region; said system further comprising a substrate of p + GaAs disposed beneath said second layer; and an electrode disposed on the back side of said substrate away from said second layer for receiving a voltage which is negative relative to said source region; and wherein said first layer comprises n + AlGaAs and said second layer comprises intrinsic GaAs, each of said transistors being formed as an enhancement mode device in the absence of said pocket layer, said pocket layer being doped with silicon to provide a pocket of n + GaAs.
Claim 26
Dependent Claim 147 words
A field-effect transistor structure comprising: a source region, a drain region and a gate electrode located between said source region and said drain region; a first layer of semiconductor material, said gate electrode being deposited upon first layer to form therewith a gate terminal; a second layer of semiconductor material interconnecting said source region and said drain region to form a charge conduction channel therebetween upon the application of a voltage between said source region and said drain, region said first layer being deposited upon said said second layer; and a third layer disposed as a pocket within said second layer and being located beneath said gate terminal and spaced-apart therefrom, said pocket layer being doped to offset energy band levels within said first layer for changing the characteristics of said transistors structure between the two characteristics of enhancement mode of operation and depletion mode of operation.
Claim 27
Dependent Claim 147 words
A field-effect transistor structure comprising: a source region, a drain region and a gate electrode located between said source region and said drain region; a first layer of semiconductor material, said gate electrode being deposited upon first layer to form therewith a gate terminal; a second layer of semiconductor material interconnecting said source region and said drain region to form a charge conduction channel therebetween upon the application of a voltage between said source region and said drain, region said first layer being deposited upon said said second layer; and a third layer disposed as a pocket within said second layer and being located beneath said gate terminal and spaced-apart therefrom, said pocket layer being doped to offset energy band levels within said first layer for changing the characteristics of said transistors structure between the two characteristics of enhancement mode of operation and depletion mode of operation.
Claim 28
Dependent Claim 21 words
A transistor structure according to claim 25 wherein said pocket layer extends laterally beneath said source region and said drain region.
Claim 29
Dependent Claim 55 words
A transistor structure according to claim 25 wherein said pocket layer comprises a dopant specific to the mode of operation, there being either an acceptor dopant for changing an enhancement mode to a depletion mode or a donor dopant for changing a depletion mode to an enhancement mode, said transistor structure being a p-channel device.
Claim 30
Dependent Claim 30 words
A transistor structure according to claim 27 wherein said first layer and said second layer comprise semiconductor components of elements of Group III and Group V of the periodic table.
Claim 31
Dependent Claim 55 words
A transistor structure according to claim 25 wherein said pocket layer comprises a dopant specific to the mode of operation, there being either a donor dopant for changing an enhancement mode to a depletion mode or an acceptor dopant for changing a depletion mode to an enhancement mode, said transistor structure being an n-channel device.
Claim 32
Dependent Claim 30 words
A transistor structure according to claim 29 wherein said first layer and said second layer comprise semiconductor components of elements of Group III and Group V of the periodic table.
Claim 33
Dependent Claim 54 words
A transistor structure according to claim 30 wherein said first layer comprises n + AlGaAs and said second layer comprises intrinsic GaAs, said transistor structure being formed as an enhancement mode device in the absence of said pocket layer, said pocket layer being doped with silicon to provide a pocket of n + GaAs.
Claim 34
Dependent Claim 20 words
A transistor structure according to claim 31 further comprising a substrate of p + GaAs disposed beneath said second layer.
Claim 35
Dependent Claim 36 words
A transistor structure according to claim 32 further comprising an electrode disposed on the back side of said substrate away from said second layer for receiving a voltage which is negative relative to said source terminal.
Claim 36
Dependent Claim 29 words
A transistor structure according to claim 33 wherein said gate electrode is formed of metal contiguous to said first layer to provide a Schottky barrier at said gate terminal.
Claim 37
Dependent Claim 59 words
A transistor structure according to claim 25 wherein said pocket layer is located beneath the charge conduction channel at a depth which is greater than approximately three wavelengths of the electron wave function, but less than the spacing between said source and said drain regions to alter a threshold voltage while preserving high carrier mobility in said transistor structure.
Claim 38
Dependent Claim 55 words
A transistor structure according to claim 35 wherein said pocket layer comprises a dopant specific to the mode of operation, there being either an acceptor dopant for changing an enhancement mode to a depletion mode or a donor dopant for changing a depletion mode to an enhancement mode, said transistor structure being a p-channel device.
Claim 39
Dependent Claim 54 words
A transistor structure according to claim 35 wherein said pocket layer comprises a dopant specific to the mode of operation, there being either a donor dopant for changing an enhancement mode to a depletion mode or an acceptor dopant for changing a depletion mode to an enhancement mode, said transistor structure being n-channel device.
Claim 40
Dependent Claim 96 words
A transistor structure according to claim 37 further comprising: a substrate of p + GaAs disposed beneath said second layer; and an electrode disposed on the back side of said substrate away from said second layer for receiving a voltage which is negative relative to said source terminal; and wherein said first layer comprises n + AlGaAs and said second layer comprises intrinsic GaAs, said transistor structure being formed as an enhancement mode device in the absence of said pocket layer, said pocket layer being doped with silicon to provide a pocket of n + GaAs.

References Cited (Backward Citations)

US3767984A Cited
US4038563A Cited
JPS5410684A Cited
US4424525A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-10-06 1990-04-07 1990-10-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-10-06 1994-04-07 1994-10-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-10-06 1998-04-07 1998-10-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag