← Back to Patent Explorer
US4615004A Expired / Lapsed US ⏱️ 0.0 years remaining

Microprocessor including means for concurrently copying ALU results into selected operand register subsets and at least one main memory locations

Assignee: International Business Machines Corp
•
Filing: 1984-12-13
•
Granted: 1986-09-30
•
Expires: 2004-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A microprocessor having a single common data bus (17) to which the output (33) of the arithmetic-logic unit (11) as well as input and output of the data memory (13) are connected without intermediate buffer registers. Of the working registers (21, 23, 25, 27) connected to the ALU inputs, one group (21, 23) is loaded from the common data bus and the other group (25, 27), used as accumulators, is directly loaded from the ALU output. Specific control circuitry (51, 53, 55, 57, 59, 61) allows selective storing of ALU output values into accumulators (25, 27), and simultaneous transfer with selective scaling into another register and into an addressed memory location within the same cycle during which the instruction was executed.

Inventors

  • 👤 Pierre R. Chevillat
  • 👤 Hans P. Kaeser
  • 👤 Dietrich G. U. Maiwald
  • 👤 Gottfried Ungerboeck

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 23:50
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30007; G06F9/30032; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7842; G06F15/786

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 163 words
A microprocessor having a memory for storing sequences of instructions and data, each instruction including an operation and address part; a decoder responsive to an instruction for generating control signal and address outputs; an arithmetic logic unit for combining operands stored in one or more of a plurality of operand registers; means responsive to the outputs from the decoder for extracting instructions from the memory and applying the extracted instructions to the decoder; and means for copying operands from one or more of the operand registers to and from the memory, the operand registers, and the arithmetic logic unit; said microprocessor further comprising: means forming part of the copying means and operatively responsive to the outputs of the decoder for concurrently copying operands constituting combined operands from the arithmetic logic unit to a subset of the operand registers and at least one location in the memory selected as a function of the control signal outputs constituting a decoded operation part of an instruction.
Claim 2
Dependent Claim 163 words
A microprocessor having a memory for storing sequences of instructions and data, each instruction including an operation and address part; a decoder responsive to an instruction for generating control signal and address outputs; an arithmetic logic unit for combining operands stored in one or more of a plurality of operand registers; means responsive to the outputs from the decoder for extracting instructions from the memory and applying the extracted instructions to the decoder; and means for copying operands from one or more of the operand registers to and from the memory, the operand registers, and the arithmetic logic unit; said microprocessor further comprising: means forming part of the copying means and operatively responsive to the outputs of the decoder for concurrently copying operands constituting combined operands from the arithmetic logic unit to a subset of the operand registers and at least one location in the memory selected as a function of the control signal outputs constituting a decoded operation part of an instruction.

References Cited (Backward Citations)

US4086626A Cited
US4048481A Cited
US4106090A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-09-29 1990-03-31 1990-09-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-09-29 1994-03-31 1994-09-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-09-29 1998-03-31 1998-09-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag