← Back to Patent Explorer
US4613769A Expired / Lapsed US ⏱️ 0.0 years remaining

Direct current coupled peak to peak detector circuit

Assignee: National Semiconductor Corp
•
Filing: 1984-08-13
•
Granted: 1986-09-23
•
Expires: 2004-08-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A peak-to-peak signal detector circuit is disclosed. It can be directly coupled and rejects any d-c component associated with the signal without requiring a coupling capacitor. The input is applied to separate positive and negative peak detectors the outputs of which are subtractively combined in an op-amp. A circuit application as a drop out detector in an optical disc system is detailed.

Inventors

  • 👤 William H. Gross
  • 👤 Toyojiro Naokawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 06:22
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/04; H; H03; H03K; H03K5/00; H03K5/153; H03K5/1532

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 196 words
A direct current coupled peak-to-peak detector circuit having an input terminal connectable to a source of signal to be detected and a direct current output related to the peak-to-peak value of the input signal a-c component, said circuit comprising: a positive peak detector comprising a first emitter follower driven from said source of signal to be detected and having a filtering capacitor coupled thereto to form a peak detector and a second emitter follower complementary to said first emitter follower and having an input driven therefrom, said second emitter follower having an output whereby any offset in said first emitter follower is substantially cancelled; a negative peak detector comprising a first emitter follower driven from said source of signal to be detected and having a filtering capacitor coupled thereto to form a peak detector and a second emitter follower complementary to said first emitter follower and having an input driven therefrom, said second emitter follower having an output whereby any offset in said first emitter follower is substantially cancelled; and an operational amplifier having differential inputs and a single ended output for subtractively combining the outputs of said positive peak detector and said negative peak detector.
Claim 2
Dependent Claim 196 words
A direct current coupled peak-to-peak detector circuit having an input terminal connectable to a source of signal to be detected and a direct current output related to the peak-to-peak value of the input signal a-c component, said circuit comprising: a positive peak detector comprising a first emitter follower driven from said source of signal to be detected and having a filtering capacitor coupled thereto to form a peak detector and a second emitter follower complementary to said first emitter follower and having an input driven therefrom, said second emitter follower having an output whereby any offset in said first emitter follower is substantially cancelled; a negative peak detector comprising a first emitter follower driven from said source of signal to be detected and having a filtering capacitor coupled thereto to form a peak detector and a second emitter follower complementary to said first emitter follower and having an input driven therefrom, said second emitter follower having an output whereby any offset in said first emitter follower is substantially cancelled; and an operational amplifier having differential inputs and a single ended output for subtractively combining the outputs of said positive peak detector and said negative peak detector.
Claim 3
Dependent Claim 31 words
The circuit of claim 1 wherein said operational amplifier has unity gain, whereby said single ended output produces a signal equal to the difference between said outputs of said peak detectors.
Claim 4
Dependent Claim 41 words
The circuit of claim 1 wherein said operational amplifier is provided with an offset potential to establish a source signal threshold below which a logic one is developed to indicate a drop out and above which a logic zero is developed.

References Cited (Backward Citations)

US4229735A Cited
US4446486A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-09-22 1990-03-24 1990-09-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-09-22 1994-03-24 1994-09-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-09-22 1998-03-24 1998-09-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag