US4605962A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Progressive scan television system with video compression exceeding display line rate
Assignee: RCA Licensing Corp
•
Filing: 1984-11-30
•
Granted: 1986-08-12
•
Expires: 2004-11-30
Abstract
Abstract A television receiver/monitor includes a progressive scan processor including memories for time compressing a video input signal and doubling the line rate to reduce visible line structure when the double line-rate signal is displayed. The memories are controlled to provide a video compression factor (2.5:1) greater than the display line rate increase (2:1) to provide a display retrace time (10.8 micro-seconds) substantially equal to the blanking interval (11.0 micro-seconds) of the video input signal thereby decreasing display power losses and horizontal drive requirements.
Inventors
- 👤 Todd J. Christopher
- 👤 Russell T. Fling
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 00:37
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/14; H04N7/00; H04N7/01; H04N7/0117; H04N7/012
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
90 words
A television system, comprising: a source for providing a video input signal having a given line rate; processor means coupled to said source for time compressing said video input signal by a factor K and for increasing the line rate of the time compressed signal by a different factor N, K being greater than N, to provide a processed video output signal; and display means having a horizontal sweep rate equal to N-times said given line rate and coupled to said processor means for displaying said processed video output signal.
Claim 2
Dependent Claim
90 words
A television system, comprising: a source for providing a video input signal having a given line rate; processor means coupled to said source for time compressing said video input signal by a factor K and for increasing the line rate of the time compressed signal by a different factor N, K being greater than N, to provide a processed video output signal; and display means having a horizontal sweep rate equal to N-times said given line rate and coupled to said processor means for displaying said processed video output signal.
Claim 3
Dependent Claim
38 words
A television system as recited in claim 1 wherein the factors K and N are selected such that the horizontal retrace interval of said processed video output signal is substantially equal to that of said video input signal.
Claim 4
Dependent Claim
49 words
A television receiver as recited in claim 1 wherein said processor means comprises first converter means for converting said video input signal to digital form having a given clock rate and a given data rate and second converter means for changing said data rate without altering said clock rate.
Claim 5
Dependent Claim
127 words
A television system, comprising: a source having a given clock rate for providing a digital video input signal having a given line rate and a pixel rate equal to said given clock rate; rate converter means coupled to said source for converting said video input signal to a video output signal having a reduced number of pixels per line interspaced with null intervals so as to effectively reduce said pixel rate without changing said clock rate; memory means for storing said video output signal at said given clock rate and recovering the stored signal at a higher clock rate to provide a time compressed video output signal; and inhibiting means coupled to said memory means for preventing storage of said video output signal during said null intervals.
Claim 6
Dependent Claim
127 words
A television system, comprising: a source having a given clock rate for providing a digital video input signal having a given line rate and a pixel rate equal to said given clock rate; rate converter means coupled to said source for converting said video input signal to a video output signal having a reduced number of pixels per line interspaced with null intervals so as to effectively reduce said pixel rate without changing said clock rate; memory means for storing said video output signal at said given clock rate and recovering the stored signal at a higher clock rate to provide a time compressed video output signal; and inhibiting means coupled to said memory means for preventing storage of said video output signal during said null intervals.
References Cited (Backward Citations)
GB1391434A
Cited
US4322750A
Cited
US4426661A
Cited
US4550335A
Cited
GB2100092A
Cited
US4400719A
Cited
GB2111343A
Cited
US4509071A
Cited
US4415931A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-11 | 1990-02-10 | 1990-08-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-11 | 1994-02-10 | 1994-08-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-11 | 1998-02-10 | 1998-08-12 | $7700.00 | Window Closed / Lapsed |