US4604500A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiprocessing interrupt arrangement
Assignee: Avaya Technology LLC
•
Filing: 1981-12-02
•
Granted: 1986-08-05
•
Expires: 2001-12-02
Abstract
Abstract There is disclosed an interrupt arrangement for use in a multiprocessing system where it is desired to specifically direct interrupts from one processor to any other processor. The arrangement treats the interrupt signal as a data communication between processors. In this regard, common address space is set aside, on a system basis, for interrupt signals. A sending processor first contends for the system bus and then addresses a message to a specific target processor. The message is received at the target processor over the regular communication channel and stored in a FIFO memory. Interrupt messages filter through the memory in order of arrival and cause interrupts to occur at the target processor. The information at the output of the FIFO memory controls the processing of the interrupt.
Inventors
- 👤 Sanford S. Brown
- 👤 Dennis J. Hunsberger
- 👤 Michael R. Lundberg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 16:39
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/17; G06F13/00; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
97 words
An interrupt system for use with each processor of a multiprocessor communication or telephone network, where one processor may request actions of another responding processor independent of the state of the other processors, said system comprising means including a FIFO memory for queuing interrupt vector messages directed from a requesting processor to a particular other responding processor and received via said network directly from said requesting processor without intervention by any other processor, and means controlled only by said responding processor for sequentially providing to said directed processor an interrupt signal for each said queued vector message.
Claim 2
Dependent Claim
97 words
An interrupt system for use with each processor of a multiprocessor communication or telephone network, where one processor may request actions of another responding processor independent of the state of the other processors, said system comprising means including a FIFO memory for queuing interrupt vector messages directed from a requesting processor to a particular other responding processor and received via said network directly from said requesting processor without intervention by any other processor, and means controlled only by said responding processor for sequentially providing to said directed processor an interrupt signal for each said queued vector message.
Claim 3
Dependent Claim
36 words
The invention set forth in claim 1 wherein each said interrupt vector message is communicated over said network using the same media and same protocol as used by other data which is communicated between said processors.
Claim 4
Dependent Claim
30 words
The invention set forth in claim 2 wherein said provided interrupt vector messages from said FIFO queue are used to indicate to said processor functions which said processor shall perform.
Claim 5
Dependent Claim
57 words
The invention set forth in claim 2 wherein said arrangement further includes means, including a memory having address locations therein shared in common by all of said processors, for storing information pertaining to interrupt tasks, said means addressable by a receiving processor based upon the receiving processor's interpretation of the interrupt vector messages queued in said FIFO.
Claim 6
Dependent Claim
135 words
An interrupt system for use in conjunction with each processor of a multiprocessor communication or telephone system where information is communicated between sending and receiving processors via a communication medium, said system comprising a CPU within each said processor for controlling the processes running at said processor, characterized in that there is provided at each said processor a FIFO memory for receiving vector messages directed to said CPU of a receiving processor over said communication medium directly from a sending processor without intervention by any other processor, means at said receiving processor, including an output register associated with said FIFO, and including an interrupt controller, for providing interrupt messages to said receiving processor's CPU, and means at said receiving processor for providing to said CPU the received vector messages associated with said provided interrupt messages.
Claim 7
Dependent Claim
135 words
An interrupt system for use in conjunction with each processor of a multiprocessor communication or telephone system where information is communicated between sending and receiving processors via a communication medium, said system comprising a CPU within each said processor for controlling the processes running at said processor, characterized in that there is provided at each said processor a FIFO memory for receiving vector messages directed to said CPU of a receiving processor over said communication medium directly from a sending processor without intervention by any other processor, means at said receiving processor, including an output register associated with said FIFO, and including an interrupt controller, for providing interrupt messages to said receiving processor's CPU, and means at said receiving processor for providing to said CPU the received vector messages associated with said provided interrupt messages.
Claim 8
Dependent Claim
50 words
The invention set forth in claim 5 wherein said controller also includes a memory having address space therein shared in common by all said processors, and means at said receiving processor for controlling said interrupt processing by utilizing said received vector messages in conjunction with information stored in said memory.
Claim 9
Dependent Claim
53 words
The invention set forth in claim 6 wherein said interrupt vector message is stored in said FIFO in the order received and passed to said receiving processor in said order, said arrangement further comprising means in said receiving processor for prioritizing said vector messages dependent upon the information content of said vector messages.
Claim 10
Dependent Claim
115 words
A multiprocessing communication or telephone system where information is communicated between service requesting and service providing processors via a communication medium, each said processor comprising a CPU for controlling the processes running at said processor, a FIFO memory for receiving vector messages directed to said processor over said communication medium, said vector messages communicated directly from a service requesting processor to said processor without intervention by any other processor, and wherein said service providing processor comprises means, including an output register associated with said FIFO, and including an interrupt controller, for providing an interrupt signal to said CPU and means for providing to said CPU the received vector messages associated with said provided interrupt signal.
Claim 11
Dependent Claim
115 words
A multiprocessing communication or telephone system where information is communicated between service requesting and service providing processors via a communication medium, each said processor comprising a CPU for controlling the processes running at said processor, a FIFO memory for receiving vector messages directed to said processor over said communication medium, said vector messages communicated directly from a service requesting processor to said processor without intervention by any other processor, and wherein said service providing processor comprises means, including an output register associated with said FIFO, and including an interrupt controller, for providing an interrupt signal to said CPU and means for providing to said CPU the received vector messages associated with said provided interrupt signal.
Claim 12
Dependent Claim
33 words
The invention set forth in claim 8 wherein said vector messages are communicated between processors using the same media and same protocol as used by other data which is communicated between said processors.
Claim 13
Independent Claim
123 words
A system for controlling interrupts between processors of a multiprocessor communication or telephone system where information is communicated between processors via a communication medium, said system comprising means for communicating from a sending processor to a target processor over said communication medium an interrupt vector message during one write cycle of said sending processor said communication being direct from said sending processor to said target processor without means at said target processor for controlling interrupts thereat, means for storing said interrupt vector message in a FIFO queue at said target processor, and means including said FIFO queue and said interrupt controlling means at said target processor for sequentially providing to said target processor an interrupt signal for each said queued interrupt vector message.
Claim 14
Independent Claim
123 words
A system for controlling interrupts between processors of a multiprocessor communication or telephone system where information is communicated between processors via a communication medium, said system comprising means for communicating from a sending processor to a target processor over said communication medium an interrupt vector message during one write cycle of said sending processor said communication being direct from said sending processor to said target processor without means at said target processor for controlling interrupts thereat, means for storing said interrupt vector message in a FIFO queue at said target processor, and means including said FIFO queue and said interrupt controlling means at said target processor for sequentially providing to said target processor an interrupt signal for each said queued interrupt vector message.
Claim 15
Dependent Claim
39 words
The invention set forth in claim 10 wherein said sequentially providing means includes means for reading from said FIFO under control of said target processor the interrupt vector message stored in said FIFO associated with each said interrupt signal.
Claim 16
Independent Claim
101 words
The method of controlling interrupts between processors of a multiprocessor communication or telephone system where information is communicated between processors via a communication medium, the method of controlling interrupts between processors comprising the steps of communicating directly from a sending processor to a target processor over said communication medium an interrupt vector message during one write cycle of said sending processor, storing said interrupt vector message in a FIFO queue at said target processor, and sequentially providing to said target processor under control of an interrupt controller at said target processor an interrupt signal for each said queued interrupt vector message.
Claim 17
Independent Claim
101 words
The method of controlling interrupts between processors of a multiprocessor communication or telephone system where information is communicated between processors via a communication medium, the method of controlling interrupts between processors comprising the steps of communicating directly from a sending processor to a target processor over said communication medium an interrupt vector message during one write cycle of said sending processor, storing said interrupt vector message in a FIFO queue at said target processor, and sequentially providing to said target processor under control of an interrupt controller at said target processor an interrupt signal for each said queued interrupt vector message.
Claim 18
Dependent Claim
36 words
The invention set forth in claim 12 further comprising the steps of reading from said FIFO under control of said interrupt controller the interrupt vector message stored in said FIFO associated with each said interrupt signal.
References Cited (Backward Citations)
US4320451A
Cited
US4015243A
Cited
US4271468A
Cited
US4323967A
Cited
US4414624A
Cited
US4424561A
Cited
US4420806A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-04 | 1990-02-03 | 1990-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-04 | 1994-02-03 | 1994-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-04 | 1998-02-03 | 1998-08-05 | $7700.00 | Window Closed / Lapsed |