US4602328A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Management system for the memory of a processor or microprocessor
Assignee: Institut national de recherche en sciences et technologies du numérique
•
Filing: 1982-12-17
•
Granted: 1986-07-22
•
Expires: 2002-12-17
Abstract
Abstract A system for the management of the physical memory of a processor which utilizes a base register which is loaded, for each virtual address of the memory, by a base address of a discriptive register corresponding to a task to be performed by the processor. This system utilizes a descriptive register table, an adder receiving the binary value of the base address of the first descriptive register, and the binary value of the index corresponding to the first register. The outputs of the adder address one of the inputs of the descriptive register table, thus selecting a segment descriptive register corresponding to the task to be performed. Each of the descriptive registers of the table contains control bits sent to the processor which makes it possible for the processor to check whether, for the segment to which the processor must have access, the processor must operate in the local or overall mode and whether the processor must process an input-output operation or an access to the memory.
Inventors
- 👤 Ulrich Finger
- 👤 Pierre Ligneres
- 👤 Ciaran O'Donnell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 04:57
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/0223; G06F12/0292
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
285 words
A system for the management of the physical memory of a processor, incorporating a table of segment descriptive registers connected to the processor and to means for transforming a virtual address supplied by the processor into a physical address in order to permit the performance of a task, on the basis of real pages and segments contained in a physical memory, said virtual address containing at least one virtual page number, the binary value of a checking index of a first descriptive register of a physical segment in the memory corresponding to a task to be performed, and the offset value of the start of the physical segment, with respect to the start of the corresponding real page, wherein it also comprises a base register which is loaded, for each virtual address, by the base address of the first descriptive register corresponding to the task to be performed, said base address being supplied by the processor, the descriptive register table having inputs connected to the outputs of a logic adder, which receives on the one hand the binary value of the base address of the first descriptive register, and on the other hand the binary value of the index corresponding to the first descriptive register corresponding to the task to be performed, the outputs of the adder addressing one of the inputs of the descriptive register table, wherein the segment descriptive registers of the table contain control bits, the processor being enabled by the control bits of the segment to which the processor must have access, to check whether said processor must operate in the local or overall mode, and whether it must process an input - output operation, or an access to the memory.
Claim 2
Independent Claim
285 words
A system for the management of the physical memory of a processor, incorporating a table of segment descriptive registers connected to the processor and to means for transforming a virtual address supplied by the processor into a physical address in order to permit the performance of a task, on the basis of real pages and segments contained in a physical memory, said virtual address containing at least one virtual page number, the binary value of a checking index of a first descriptive register of a physical segment in the memory corresponding to a task to be performed, and the offset value of the start of the physical segment, with respect to the start of the corresponding real page, wherein it also comprises a base register which is loaded, for each virtual address, by the base address of the first descriptive register corresponding to the task to be performed, said base address being supplied by the processor, the descriptive register table having inputs connected to the outputs of a logic adder, which receives on the one hand the binary value of the base address of the first descriptive register, and on the other hand the binary value of the index corresponding to the first descriptive register corresponding to the task to be performed, the outputs of the adder addressing one of the inputs of the descriptive register table, wherein the segment descriptive registers of the table contain control bits, the processor being enabled by the control bits of the segment to which the processor must have access, to check whether said processor must operate in the local or overall mode, and whether it must process an input - output operation, or an access to the memory.
Claim 3
Dependent Claim
92 words
A management system according to claim 1, further comprising: a control register loaded by a supervisor program of the processor, by binary values indicating the maximum number of descriptive registers used in the performance of the task, and a comparator connected to the processor and to the control register for comparing the binary values of the index with the binary value in the control register, said comparator applying an error signal to the processor, when the value of the index exceeds the maximum number of descriptive registers involved in performing the task.
Claim 4
Dependent Claim
77 words
A management system according to claims 1 or 2, wherein each descriptive register contains binary values related to the base address of the physical segment, the base number of a real page in which is contained the start of this segment, as well as binary values representing the size of the physical segment, the management system also comprising means for checking that the virtual page number does not exceed the size of the segment to be performed.
Claim 5
Dependent Claim
49 words
A management system according to claim 3, wherein it also comprises means for forming the physical address of the page in which is located the start of the physical segment on the basis of the virtual page number and the value of the base number of a physical page.
Claim 6
Dependent Claim
33 words
A management system according to claim 3, wherein the means for checking that the virtual page number does not exceed the size of the segment are constituted by a AND constructed logic comparator.
Claim 7
Dependent Claim
34 words
A management system according to claim 4, wherein the means for forming the number of the page in which is located the segment to be performed are constituted by an OR logic constructed adder.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-07-21 | 1990-01-20 | 1990-07-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-07-21 | 1994-01-20 | 1994-07-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-07-21 | 1998-01-20 | 1998-07-22 | $7700.00 | Window Closed / Lapsed |