US4599710A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated memory circuit of a series-parallel-series type
Assignee: US Philips Corp
•
Filing: 1984-05-01
•
Granted: 1986-07-08
•
Expires: 2004-05-01
Abstract
Abstract In a series-parallel-series memory circuit (3) which requires a write clock signal (at 19), a transfer clock signal (at 25) and a read clock signal (at 31), it is sufficient, because a clock signal processing circuit (23) is provided, to apply only two clock signals (to 33 and 35). Using a gate circuit (41), it is possible to obtain from one clock signal (applied to 35) additional information, which is provided by means of pulse duration variation, for adapting the time delay of the memory circuit (FIG. 1).
Inventors
- 👤 Marcellinus J. M. Pelgrom
- 👤 Johannes G. Raven
- 👤 Jan W. Slotboom
- 👤 Hendrik A. Harwig
- 👤 Marcellinus J. J. C. Annegarn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 23:04
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28; G11C19/282; G11C19/285; G11C5/00; G11C5/06; G11C5/066; G11C7/00; G11C7/22; G11C8/00; G11C8/18
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
190 words
An integrated memory circuit of a series-parallel-series type comprising a write register, a transfer circuit having a plurality of transfer registers which are operative in parallel in the operating state, and a read register, the write register being controllable by a write clock signal of a write clock signal frequency, the transfer circuit by a transfer clock signal of a transfer clock signal frequency and the read register by a read clock signal of a read clock signal frequency, characterized in that the memory circuit further comprises a clock signal processing circuit having a first input for a signal of the write or read clock signal frequency coupled to a first clock signal input of the memory circuit and a second input for a signal of the transfer clock signal frequency coupled to a second clock signal input of the memory circuit, a first output for the write clock signal, a second output for the transfer clock signal and a third output for the read clock signal, the clock signal processing circuit deriving only from the signals at the first and second inputs the write, transfer and read clock signals.
Claim 2
Dependent Claim
190 words
An integrated memory circuit of a series-parallel-series type comprising a write register, a transfer circuit having a plurality of transfer registers which are operative in parallel in the operating state, and a read register, the write register being controllable by a write clock signal of a write clock signal frequency, the transfer circuit by a transfer clock signal of a transfer clock signal frequency and the read register by a read clock signal of a read clock signal frequency, characterized in that the memory circuit further comprises a clock signal processing circuit having a first input for a signal of the write or read clock signal frequency coupled to a first clock signal input of the memory circuit and a second input for a signal of the transfer clock signal frequency coupled to a second clock signal input of the memory circuit, a first output for the write clock signal, a second output for the transfer clock signal and a third output for the read clock signal, the clock signal processing circuit deriving only from the signals at the first and second inputs the write, transfer and read clock signals.
Claim 3
Dependent Claim
42 words
An integrated memory circuit as claimed in claim 1, characeterized in that in the clock signal processing circuit, the third output thereof is connected to the first and second inputs of the clock signal processing circuit via at least a gate circuit.
Claim 4
Dependent Claim
43 words
An integrated memory circuit as claimed in claim 1, characterized in that in the clock signal processing circuit, the second output thereof is coupled to the first and second inputs of the clock signal processing circuit via at least an edge detection circuit.
Claim 5
Dependent Claim
74 words
An integrated memory circuit as claimed in claim 3, characterized in that the memory circuit is of a charge-coupled type having at the output of the write register a charge destruct circuit and at the input of the write register a shift register having a set input coupled to the second output of the clock signal processing circuit and a clock signal input coupled to the first output of the clock signal processing circuit.
Claim 6
Dependent Claim
43 words
An integrated memory circuit as claimed in claim 2, characterized in that in the clock signal processing circuit, the second output thereof is coupled to the first and second inputs of the clock signal processing circuit via at least an edge detection circuit.
Claim 7
Dependent Claim
74 words
An integrated memory circuit as claimed in claim 5, characterized in that the memory circuit is of a charge-coupled type having at the output of the write register a charge destruct circuit and at the input of the write register a shift register having a set input coupled to the second output of the clock signal processing circuit and a clock signal input coupled to the first output of the clock signal processing circuit.
References Cited (Backward Citations)
US3763480A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-07-07 | 1990-01-06 | 1990-07-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-07-07 | 1994-01-06 | 1994-07-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-07-07 | 1998-01-06 | 1998-07-08 | $7700.00 | Window Closed / Lapsed |