Error correction method for the transfer of blocks of data bits, a device and performing such a method, a decoder for use with such a method, and a device comprising such a decoder

Claim 2

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer, which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing, and if possible and necessary, correcting said second numbers of words (50), on the basis of the second parity check matrix associated with the second generator matrix; (g) means for de-interleaving (52) said second numbers of words, followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further includes: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during the reproduction of a said second number of words on the basis of the second parity check matrix under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable; said second word correction code is a systematic code; during the reproduction of said second number of words on the basis of the second parity check matrix use is made of a number of first flag bits which lies between further predetermined limits in order to act as further error locators for a correction to be executed.

Claim 3

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; said second word correction code is a systematic code; during the reproduction of said second number of words on the basis of the second parity check matrix use is made of a number of first flag bits which lies between further predetermined limits in order to act as further error locators for a correction to be executed.

Claim 4

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; said second word correction code is a systematic code; during the reproduction of said second number of words on the basis of the second parity check matrix use is made of a number of first flag bits which lies between further predetermined limits in order to act as further error locators for a correction to be executed.

Claim 5

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer, which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing, and if possible and necessary, correcting said second numbers of words (50), on the basis of the second parity check matrix associated with the second generator matrix; (g) means for de-interleaving (52) said second numbers of words, followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further includes: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during the reproduction of a said second number of words on the basis of the second parity check matrix under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable; comprising serial-to-parallel by word conversion means fed by the output of a demodulation device and parallel-by-word-to-serial reconversion means feeding a user attachment of the device.

Claim 6

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer, which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing, and if possible and necessary, correcting said second numbers of words (50), on the basis of the second parity check matrix associated with the second generator matrix; (g) means for de-interleaving (52) said second numbers of words, followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further includes: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during the reproduction of a said second number of words on the basis of the second parity check matrix under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable; comprising serial-to-parallel by word conversion means fed by the output of a demodulation device and parallel-by-word-to-serial reconversion means feeding a user attachment of the device.

Claim 7

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; comprising serial-to-parallel by word conversion means fed by the output of a demodulation device and parallel-by-word-to-serial reconversion means feeding a user attachment of the device.

Claim 8

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; comprising serial-to-parallel by word conversion means fed by the output of a demodulation device and parallel-by-word-to-serial reconversion means feeding a user attachment of the device.

Claim 9

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer, which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing, and if possible and necessary, correcting said second numbers of words (50), on the basis of the second parity check matrix associated with the second generator matrix; (g) means for de-interleaving (52) said second numbers of words, followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further includes: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during the reproduction of a said second number of words on the basis of the second parity check matrix under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable; numbers of merging bits amounting to three and said upper limit and lower limit being eleven and three channel bits, respectively; wherein for the demodulation a group of synchronizing bits, accompanying a third group of words, is ignored, while a further group of control bits, accompanying an associated group of synchronizing bits, is subject to an error correcting decoding as defined on a plurality of such groups of control bits, wherein the demodulator has a flag bit output for signalling an unrecognizable group of control bits.

Claim 10

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer, which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third number of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing, and if possible and necessary, correcting said second numbers of words (50), on the basis of the second parity check matrix associated with the second generator matrix; (g) means for de-interleaving (52) said second numbers of words, followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further includes: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, a second flag bit being added (114) to each word of the relevant second number of words during the reproduction of a said second number of words on the basis of the second parity check matrix under the control of an excessive number of first flag bits (116) within a said third number, in order to indicate the relevant second number of words as being generally unreliable; numbers of merging bits amounting to three and said upper limit and lower limit being eleven and three channel bits, respectively; wherein for the demodulation a group of synchronizing bits, accompanying a third group of words, is ignored, while a further group of control bits, accompanying an associated group of synchronizing bits, is subject to an error correcting decoding as defined on a plurality of such groups of control bits, wherein the demodulator has a flag bit output for signalling an unrecognizable group of control bits.

Claim 11

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; numbers of merging bits amounting to three and said upper limit and lower limit being eleven and three channel bits, respectively; wherein for the demodulation a group of synchronizing bits, accompanying a third group of words, is ignored, while a further group of control bits, accompanying an associated group of synchronizing bits, is subject to an error correcting decoding as defined on a plurality of such groups of control bits, wherein the demodulator has a flag bit output for signalling an unrecognizable group of control bits.

Claim 12

An error correction device for the transfer of word-wise arranged data, comprising: (a) means for receiving a succession of first numbers of data words in a first error encoder and adding to each first number of data words a first series of parity words on the basis of a first generator matrix of a first word correction code; (b) means for interleaving said first numbers of data words and first series of parity words by means of respective delay times which are all different within each first number and associated first series in order to form a succession of second numbers of words, each second number of words having a number of data words equal to said first number plus a number of check words equal to the number in a first series; (c) means for receiving a second number of words of said succession in a second error encoder and adding to said second number of words a second series of parity words on the basis of a second generator matrix of a second systematic word correction code so as to form a third number of words; (d) means for word-by-word modulation of said third numbers of words serially linked in order to form channel words for transfer which satisfy, by way of added redundancy, predetermined upper limits and lower limits for the admissible intervals between directly successive signal transitions, said channel words being serially concatenated and pair-wise separated by merging bits which in combination with the channel words also satisfy said upper limits and lower limits; (e) means for demodulation of the channel words and merging bits after the transfer in order to reconstruct said third numbers of words (34); (f) means for receiving said third numbers of words, and from each third number reproducing and if possible and necessary, correcting said second numbers of words on the basis of the second parity check matrix associated with the second generator matrix (50); (g) means for de-interleaving said second numbers of words (52), followed by the reproducing therefrom, and if possible and necessary, correcting said first numbers of data words for a user (54) on the basis of the first parity check matrix associated with the first generator matrix; characterized in that said device further including: means for adding a first flag bit during demodulation to the word of said third number of words which is formed from an unrecognizable channel word, during the reproduction of a second number of words on the basis of the second parity check matrix, under the control of the absence of a correction to be made in a word and a first flag bit (112) indicating exactly that word, a second flag bit being added (114) to each word of the relevant second number of words in order to indicate said second number of words as being generally unreliable; numbers of merging bits amounting to three and said upper limit and lower limit being eleven and three channel bits, respectively; wherein for the demodulation a group of synchronizing bits, accompanying a third group of words, is ignored, while a further group of control bits, accompanying an associated group of synchronizing bits, is subject to an error correcting decoding as defined on a plurality of such groups of control bits, wherein the demodulator has a flag bit output for signalling an unrecognizable group of control bits.