← Back to Patent Explorer
US4587717A Expired / Lapsed US ⏱️ 0.0 years remaining

LED printing array fabrication method

Assignee: Xerox Corp
•
Filing: 1985-05-02
•
Granted: 1986-05-13
•
Expires: 2005-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The method of fabricating Light Emitting Diodes (LEDs) with supporting circuits on a silicon chip or wafer for a Full Width Array (FWA) in which the silicon substrate or chip is first coated with Silicon Dioxide to form a thin film layer, a plurality of holes corresponding in number and configuration to the desired array are next opened in the layer, Gallium Phosphide LEDs together with p-n junctions and contact layers are then grown epitaxially in the holes, and finally attendant LED operating circuits are epitaxially formed on the silicon chip together with operative connections to the individual LEDs by Integrated Circuit techniques.

Inventors

  • 👤 Joseph J. Daniele
  • 👤 Mehdi N. Araghi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 16:56
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/435; B41J2/447; B41J2/45; B41J2/451; H; H10; H10H; H10H20/00; H10H20/01; H10H20/011; H10H20/013; H10H20/80; H10H20/81; H10H20/811; H10H20/822; H10H20/824; H10H29/00; H10H29/10; H10H29/14; H10H29/142

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 96 words
A method for forming a Light Emitting Diode (LED) for combination with one or more like LEDs to form a solid state Full Width Array (FWA) Light Emitting Diode (LED) write bar, comprising the steps of: (a) coating one surface of a silicon chip with Silicon Dioxide to form a thin film layer; (b) opening an array of holes of predetermined size and pattern in said layer; (c) growing Gallium Phosphide (GaP) LEDs including p-n junctions and contact layer in said holes; and (d) fabricating control circuitry for said LEDs on the remainder of said chip.
Claim 2
Independent Claim 96 words
A method for forming a Light Emitting Diode (LED) for combination with one or more like LEDs to form a solid state Full Width Array (FWA) Light Emitting Diode (LED) write bar, comprising the steps of: (a) coating one surface of a silicon chip with Silicon Dioxide to form a thin film layer; (b) opening an array of holes of predetermined size and pattern in said layer; (c) growing Gallium Phosphide (GaP) LEDs including p-n junctions and contact layer in said holes; and (d) fabricating control circuitry for said LEDs on the remainder of said chip.
Claim 3
Independent Claim 135 words
The method of forming a Light Emitting Diode (LED) for assembly with at least one other like LED to form a solid state Full Width Array of Light Emitting Diodes (LEDs) for scanning a recording member and printing images on the recording member in response to an image signal input, comprising the steps of: (a) coating one surface of a substrate so as to form a thin film insulating layer; (b) photolithographically forming a row of closely spaced holes in said thin film layer, said row extending widthwise along said substrate from end to end; (c) growing an LED in each of said holes; (d) forming circuit means for supporting operation of said LEDs on an unused area of said substrate; and (e) forming electrical contacts between each of said LEDs and said circuit means.
Claim 4
Independent Claim 135 words
The method of forming a Light Emitting Diode (LED) for assembly with at least one other like LED to form a solid state Full Width Array of Light Emitting Diodes (LEDs) for scanning a recording member and printing images on the recording member in response to an image signal input, comprising the steps of: (a) coating one surface of a substrate so as to form a thin film insulating layer; (b) photolithographically forming a row of closely spaced holes in said thin film layer, said row extending widthwise along said substrate from end to end; (c) growing an LED in each of said holes; (d) forming circuit means for supporting operation of said LEDs on an unused area of said substrate; and (e) forming electrical contacts between each of said LEDs and said circuit means.
Claim 5
Dependent Claim 19 words
The method according to claim 2 including the step of forming said thin film layer on a silicon substrate.
Claim 6
Dependent Claim 20 words
The method according to claim 2 including the step of forming said thin film layer on a gallium arsenide substrate.
Claim 7
Dependent Claim 17 words
The method according to claim 2 including the step of forming said thin layer with silicon dioxide.
Claim 8
Dependent Claim 25 words
The method according to claim 2 including the step of forming a fanout circuit for coupling individual ones of said LEDs with said circuit means.
Claim 9
Dependent Claim 23 words
The method according to claim 2 of protecting said LED while forming said circuit means by covering said LED with a protective coating.
Claim 10
Dependent Claim 17 words
The method according to claim 3 including the step of growing gallium phosphide LEDs in said holes.
Claim 11
Dependent Claim 18 words
The method according to claim 4 including the step of growing gallium arsenide phosphide LEDs in said holes.
Claim 12
Dependent Claim 19 words
The method according to claim 4 including the step of growing gallium aluminum arsenide LEDs in the said holes.

References Cited (Backward Citations)

US4211586A Cited
US4280273A Cited
US4335501A Cited
US4455562A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-05-12 1989-11-11 1990-05-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-05-12 1993-11-11 1994-05-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-05-12 1997-11-11 1998-05-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag