Compensation circuitry for a laser printer using a self-resonant scanner

Claim 1

Circuitry for altering the frequency of a clock generator that provides clock signals during each scan line of a laser printer for use in the generation of data clock signals for a laser printer having a self-resonant scanner wherein the laser printer provides a start of scan (SOS) signal and an end of scan (EOS) signal for each scan line with an address counter used in the generation of the data clock signals and connected for receiving the clock signals provided between occurrence of an SOS signal and the occurrence of an EOS signal including: a voltage controlled oscillator (VCO) as the clock generator; a digital to analog means connected to the control input of said VCO; a flip-flop circuit connected for receiving each EOS signal and connected to a higher order bit output of the address counter, said flip-flop providing a first signal if the transition in state at said higher order bit output has not occurred when the EOS signal is presented and providing a second signal if the transition in state at said higher order bit output has occurred when the EOS signal is presented; logic circuitry connected to said flip-flop circuit for receiving said first and second signals and connected to said digital to analog means for providing the digital input to said digital to analog means, said logic circuitry changing the digital input to increase the frequency of the VCO when said flip-flop produces said first signal and decreasing the frequency of the VCO when said flip-flop produces said second signal.