Patent US46800A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4584697A Expired / Lapsed US ⏱️ 0.0 years remaining

Four-phase charge-coupled device having an oversized electrode

Assignee: Teledyne Dalsa Inc
•
Filing: 1985-03-19
•
Granted: 1986-04-22
•
Expires: 2005-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a 4-phase CCD with 90° overlap of the clock voltages, the area below two clock electrodes may be used for the storage of charge packets which thus can be 2× as large as in conventional modes of operation. By choosing the penultimate electrode before the reading stage to be approximately 2.5× as large as the other electrodes, this double charge packet can be transferred undivided in time to the output diode, a feature which is particularly advantageous for further signal processing.

Inventors

  • 👤 Teunis J. Hazendonk
  • 👤 Arend J. Klinkhamer
  • 👤 Gerard A. Beck
  • 👤 Theodorus F. Smit

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:12
CPC Classifications
H; H10; H10D; H10D44/00; H10D44/40; H10D44/45; H10D44/454

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 291 words
A semiconductor device comprising a four-phase charge-coupled device having a semiconductor body with a major surface, which comprises a reading stage and a row of electrodes adjacent said surface to which clock voltages can be applied for storing and transferring electrical charge packets, which electrodes are arranged in groups of four, the first electrode of each group being connected to a first clock line, the second electrode being connected to a second clock line, the third electrode being connected to a third clock line, and the fourth electrode being connected to a fourth clock line, the last electrode of the row being connected to a separate connection and being provided adjacent said reading stage, means for applying four-phase clock voltages having wave forms such that, during operation, a potential well is induced in the semiconductor body which extends below at least two neighboring electrodes so that the size of the maximum charge packet which can be stored and transported is determined by the area of two adjacent electrodes, the capacitance of said reading stage being sufficiently large to store this maximum charge packet, the penultimate electrode before the reading stage being at least twice the area of each of the electrodes before it and forming with the underlying part of the semiconductor body a capacitance which is also sufficiently high to store said maximum charge packet, said penultimate electrode being connected to one of said clock lines, and means for applying a voltage to said last electrode of the row such that below the last electrode a potential barrier is induced which causes each charge packet which arrives below the penultimate electrode to be stored only below this penultimate electrode during a selected period before being transferred to the reading stage.
Claim 2
Dependent Claim 291 words
A semiconductor device comprising a four-phase charge-coupled device having a semiconductor body with a major surface, which comprises a reading stage and a row of electrodes adjacent said surface to which clock voltages can be applied for storing and transferring electrical charge packets, which electrodes are arranged in groups of four, the first electrode of each group being connected to a first clock line, the second electrode being connected to a second clock line, the third electrode being connected to a third clock line, and the fourth electrode being connected to a fourth clock line, the last electrode of the row being connected to a separate connection and being provided adjacent said reading stage, means for applying four-phase clock voltages having wave forms such that, during operation, a potential well is induced in the semiconductor body which extends below at least two neighboring electrodes so that the size of the maximum charge packet which can be stored and transported is determined by the area of two adjacent electrodes, the capacitance of said reading stage being sufficiently large to store this maximum charge packet, the penultimate electrode before the reading stage being at least twice the area of each of the electrodes before it and forming with the underlying part of the semiconductor body a capacitance which is also sufficiently high to store said maximum charge packet, said penultimate electrode being connected to one of said clock lines, and means for applying a voltage to said last electrode of the row such that below the last electrode a potential barrier is induced which causes each charge packet which arrives below the penultimate electrode to be stored only below this penultimate electrode during a selected period before being transferred to the reading stage.
Claim 3
Dependent Claim 35 words
A semiconductor device as claimed in claim 1, characterized in that the penultimate electrode of the row of electrodes forms with the underlying semiconductor body a large capacitance than that of said two adjacent electrodes.
Claim 4
Dependent Claim 44 words
A semiconductor device as claimed in claim 2, characterized in that the electrodes which are present before the penultimate electrode are approximately equally large in area and that the penultimate electrode is at least two times larger in area than the electrodes before it.
Claim 5
Dependent Claim 31 words
A semiconductor device as claimed in claim 3, characterized in that the penultimate electrode is at most approximately three times larger in area than the electrodes present before the penultimate electrode.
Claim 6
Dependent Claim 47 words
A semiconductor device as claimed in claim 1, 2, 3 or 4, characterized in that said four clock lines are connected to means for applying the clock voltages to the electrodes, the clock voltages being applied to adjacent electrodes overlapping each other at least 90° in phase.

References Cited (Backward Citations)

US3971003A Cited
US3986059A Cited
US4243897A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-21 1989-10-21 1990-04-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-21 1993-10-21 1994-04-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-21 1997-10-21 1998-04-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag