← Back to Patent Explorer
US4580138A Expired / Lapsed US ⏱️ 0.0 years remaining

Measurement-expressing apparatus

Assignee: Ferranti International PLC
•
Filing: 1983-01-10
•
Granted: 1986-04-01
•
Expires: 2003-01-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Measurement-expressing apparatus for monitoring (n) switches, the state of each switch representing the state of a station, has a resistor in parallel with each switch, the (n) resistors having binary related resistances, a constant current is supplied to the parallel combinations of switches and resistors connected in series with each other, and signals each representative of the sum of the voltage drops within the series of parallel combinations are operated upon by an n-bit analogue-to-digital converter, the (n) outputs of the converter each being individually associated with a parallel combination, in each quantization period (t) of the converter, a signal is obtained on each converter output representative of one of the two possible states of the corresponding station, and signals of one form, provided on at least one output individually are accumulated in a counter over an interval (mt). The numbers accumulated by any counter in each of a plurality (p) of intervals (mt) are operated upon.

Inventors

  • 👤 John M. Morrison

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 06:09
CPC Classifications
H; H03; H03M; H03M11/00; H03M11/22; H03M11/24; G; G08; G08B; G08B25/00; G08B25/01; G08B25/018; H01; H01H; H01H9/00; H01H9/16; H01H9/167

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 362 words
Measurement-expressing apparatus for monitoring the state of each of a plurality n of stations, said apparatus comprising: a plurality n of electrical switches corresponding to the stations, each switch capable of an open state and a closed state, with the state of each switch representing the state of the corresponding station; a plurality n of resistors having different resistances which are binary related to each other, each resistor being connected electrically in parallel with a corresponding switch, and the resultant plurality of parallel combinations of switches and resistors being connected electrically in series; a constant current source connected to the series of parallel combinations to drive a constant current therethrough, current flowing through each resistor whose corresponding switch is open such that a voltage drop is produced thereacross, and current being diverted through switches which are closed; an n-bit analogue-to-digital converter having n outputs and having an input connected to the series of parallel combinations so as to respond to the sum of the voltage drops across those of said resistances whose corresponding switches are not closed, said analogue-to-digital converter having a quantisation period t required for performing a conversion and capable of repetitively operating over successive quantisation periods to sample the input voltage at the beginning of each quantisation period and to provide an n-bit binary-weighted output at the end of each quantisation period; the values of said resistances, the magnitude of the constant current and said analogue-to-digital converter being selected such that each of said n converter outputs corresponds to an individual one of said parallel combinations and the state of each of said n converter outputs represents the state of the corresponding switch; and a plurality n of counting means respectively connected to corresponding ones of said n converter outputs for accumulating, during each of a plurality of consecutive intervals mt, where m is an integer greater than one, the number of signals received from the corresponding converter output indicative of one of the two possible states, whereby the number accumulated in each of said counting means during each interval mt represents the approximate proportion of the interval mt during which the corresponding switch is either open or closed.
Claim 2
Dependent Claim 362 words
Measurement-expressing apparatus for monitoring the state of each of a plurality n of stations, said apparatus comprising: a plurality n of electrical switches corresponding to the stations, each switch capable of an open state and a closed state, with the state of each switch representing the state of the corresponding station; a plurality n of resistors having different resistances which are binary related to each other, each resistor being connected electrically in parallel with a corresponding switch, and the resultant plurality of parallel combinations of switches and resistors being connected electrically in series; a constant current source connected to the series of parallel combinations to drive a constant current therethrough, current flowing through each resistor whose corresponding switch is open such that a voltage drop is produced thereacross, and current being diverted through switches which are closed; an n-bit analogue-to-digital converter having n outputs and having an input connected to the series of parallel combinations so as to respond to the sum of the voltage drops across those of said resistances whose corresponding switches are not closed, said analogue-to-digital converter having a quantisation period t required for performing a conversion and capable of repetitively operating over successive quantisation periods to sample the input voltage at the beginning of each quantisation period and to provide an n-bit binary-weighted output at the end of each quantisation period; the values of said resistances, the magnitude of the constant current and said analogue-to-digital converter being selected such that each of said n converter outputs corresponds to an individual one of said parallel combinations and the state of each of said n converter outputs represents the state of the corresponding switch; and a plurality n of counting means respectively connected to corresponding ones of said n converter outputs for accumulating, during each of a plurality of consecutive intervals mt, where m is an integer greater than one, the number of signals received from the corresponding converter output indicative of one of the two possible states, whereby the number accumulated in each of said counting means during each interval mt represents the approximate proportion of the interval mt during which the corresponding switch is either open or closed.
Claim 3
Dependent Claim 27 words
Apparatus in accordance with claim 1, which further comprises means for indicating the number accumulated in at least one of said counting means during the interval mt.
Claim 4
Dependent Claim 17 words
Apparatus in accordance with claim 1, wherein said plurality n of counting means comprises n individual counters.

References Cited (Backward Citations)

US3922490A Cited
US4050062A Cited
US4118700A Cited
US4484290A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-31 1989-09-30 1990-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-31 1993-09-30 1994-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-31 1997-09-30 1998-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag