← Back to Patent Explorer
US4580129A Expired / Lapsed US ⏱️ 0.0 years remaining

Variable word length decoder

Assignee: Nortel Networks Ltd
•
Filing: 1983-11-14
•
Granted: 1986-04-01
•
Expires: 2003-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A decoder is provided for decoding variable word length (VWL) encoded serial data in which each non-zero word comprises a start bit and an end bit of one state and a number of intervening bits of a different state, the number of such bits representing the magnitude of the word. The decoder comprises a binary counter and means responsive to a start bit of an input word for clearing the counter; responsive to any intervening bits present to enable the counter to count such intervening bits; and responsive to an end bit of said variable word to output the contents of the counter as a parallel binary word. Where the number of intervening bits is one less than the actual magnitude the decoder may include means for adding one to the counter output. The decoder may also detect an additional bit in the input word, representing, for example, its polarity, and provide a corresponding bit in the fixed-length output word.

Inventors

  • 👤 Osama A. E. H. Bahgat

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:19
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/30; H03M7/40; H03M7/42; H03M7/425

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 120 words
Apparatus for decoding variable word length encoded serial binary data to provide for each variable length word a corresponding parallel binary word, each non-zero variable length word comprising a start bit and a stop bit of one state and a number of other bits of a different state, the number of said other bits representing the magnitude of the word, the apparatus comprising: (i) a binary counter (ii) means responsive to a start bit of a variable length word to be decoded for clearing the counter, enabling the counter to count any said other bits present, and responsive to a stop bit of said variable word to output the contents of the counter as the corresponding parallel binary output word.
Claim 2
Dependent Claim 120 words
Apparatus for decoding variable word length encoded serial binary data to provide for each variable length word a corresponding parallel binary word, each non-zero variable length word comprising a start bit and a stop bit of one state and a number of other bits of a different state, the number of said other bits representing the magnitude of the word, the apparatus comprising: (i) a binary counter (ii) means responsive to a start bit of a variable length word to be decoded for clearing the counter, enabling the counter to count any said other bits present, and responsive to a stop bit of said variable word to output the contents of the counter as the corresponding parallel binary output word.
Claim 3
Dependent Claim 35 words
Apparatus as defined in claim 1, wherein the number of other bits is equal to one less than the magnitude, said apparatus further comprising adding means for adding unity to the output of the counter.
Claim 4
Dependent Claim 38 words
Apparatus as defined in claim 1, wherein said variable length word further comprises an additional bit, said apparatus comprising means for detecting said bit and for providing a corresponding bit for combination with the output of said counter.
Claim 5
Dependent Claim 12 words
Apparatus as defined in claim 3, wherein said additional bit represents polarity.
Claim 6
Dependent Claim 49 words
Apparatus as defined in claim 1, wherein said means responsive to said start and stop bits is further responsive to said stop bit for loading the counter with a predetermined number and responsive to a following zero value variable length word to output said predetermined number from said counter.
Claim 7
Dependent Claim 34 words
Apparatus as defined in claim 5, wherein said predetermined number comprises all 1 bits and said apparatus comprises means for adding a 1 bit to said predetermined number to provide an all-zero output word.
Claim 8
Dependent Claim 64 words
Apparatus as defined in claim 1, wherein said means responsive comprises start and stop bit detection means and control means, said apparatus further comprising input means responsive to the input word stream, a periodic timing signal and to said control means, for supplying a signal corresponding to the input word stream selectively to said counter and to said start and stop bit detection means.
Claim 9
Dependent Claim 41 words
Apparatus as defined in claim 7, wherein said control means includes delay means responsive to an output from said start and stop bit detection means representing a start bit to effect the clearing of the counter in the next bit period.
Claim 10
Dependent Claim 61 words
Apparatus as defined in claim 8, for decoding words having a polarity bit following the start bit wherein said control means includes a second delay means, responsive to the first-mentioned delay means, and gating means operative when outputs of both delay means are the same to enable said input means to supply said signal to said counter and said detection means.
Claim 11
Dependent Claim 25 words
Apparatus as defined in claim 9, further comprising means for detecting said polarity bit and combining a corresponding bit with the output of said counter.

References Cited (Backward Citations)

US3510603A Cited
US3928823A Cited
US4156916A Cited
US4396906A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-31 1989-09-30 1990-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-31 1993-09-30 1994-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-31 1997-09-30 1998-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag