← Back to Patent Explorer
US4575860A Expired / Lapsed US ⏱️ 0.0 years remaining

Data clock recovery circuit

Assignee: Nokia Bell Labs
•
Filing: 1984-03-12
•
Granted: 1986-03-11
•
Expires: 2004-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Clock recovery pulse signals for use in recovering transmitted data are generated by employing a digitally variable phase oscillator. The variable phase oscillator includes an oscillator having a substantially fixed frequency output signal, a phase encoder and a comparator. Coded phase values of the oscillator output signal are periodically generated by the phase encoder. These coded phase values are compared to a prescribed phase value to generate periodically clock recovery pulse signals. The prescribed phase value is obtained in one embodiment by storing the coded phase value being generated upon the occurrence of an incoming data transition and adding a predetermined phase value to it to center the clock recovery pulse signals substantially in the center of the incoming data eye pattern.

Inventors

  • 👤 Dominick Scordo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:28
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H04L7/0338; H04L7/0016; H04L7/0033; H04L7/0037

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 76 words
A variable phase oscillator comprising: an oscillator having a substantially fixed frequency output signal; means for periodically generating coded phase values of said oscillator output signal, said generating means including means for quantizing the phase value of said oscillator output signal into a predetermined number of phase steps; a source of a prescribed phase value; and means for comparing said periodically generated coded phase values and said prescribed phase value to periodically generate output pulse signals.
Claim 2
Dependent Claim 76 words
A variable phase oscillator comprising: an oscillator having a substantially fixed frequency output signal; means for periodically generating coded phase values of said oscillator output signal, said generating means including means for quantizing the phase value of said oscillator output signal into a predetermined number of phase steps; a source of a prescribed phase value; and means for comparing said periodically generated coded phase values and said prescribed phase value to periodically generate output pulse signals.
Claim 3
Dependent Claim 30 words
The invention as defined in claim 1 wherein the relative phase of said output pulse signals in relationship to said oscillator output signal is dependent on said prescribed phase value.
Claim 4
Dependent Claim 37 words
The invention as defined in claim 2 wherein said source of said prescribed phase value includes means for obtaining a phase value which represents the phase difference between said coded phase values and an incoming data transition.
Claim 5
Dependent Claim 32 words
The invention as defined in claim 1 wherein said source of said prescribed phase value includes means for obtaining the coded phase value being generated upon occurrence of an incoming data transition.
Claim 6
Dependent Claim 58 words
The invention as defined in claim 4 wherein said source of said prescribed phase value includes means supplied with said coded phase values and being responsive to an incoming data transition for storing the coded phase value being generated upon occurrence of said data transition and for adding a predetermined phase value to said stored coded phase value.
Claim 7
Dependent Claim 30 words
The invention as defined in claim 4 wherein said source of said prescribed phase value further includes means for adding a predetermined phase value to said obtained coded phase value.
Claim 8
Dependent Claim 42 words
The invention as defined in claim 6 wherein said means for obtaining comprises means supplied with said coded phase values and being responsive to said incoming data transition for storing the coded phase value being generated upon occurrence of said data transition.
Claim 9
Dependent Claim 20 words
The invention as defined in claim 7 wherein said predetermined phase value is dependent on the incoming data bit period.
Claim 10
Dependent Claim 104 words
Data clock recovery apparatus comprising: an oscillator having a substantially fixed frequency output signal; means for periodically generating coded phase values of said oscillator output signal, said generating means including means for quantizing said oscillator output signal into a predetermined number of phase steps; means supplied with said coded phase values and being responsive to an incoming data transition for generating a prescribed phase value in predetermined relationship to a coded phase value being generated upon the occurrence of said data transition; and means for comparing said periodically generated coded phase values with said prescribed phase value to generate periodically clock recovery pulse signals.
Claim 11
Dependent Claim 104 words
Data clock recovery apparatus comprising: an oscillator having a substantially fixed frequency output signal; means for periodically generating coded phase values of said oscillator output signal, said generating means including means for quantizing said oscillator output signal into a predetermined number of phase steps; means supplied with said coded phase values and being responsive to an incoming data transition for generating a prescribed phase value in predetermined relationship to a coded phase value being generated upon the occurrence of said data transition; and means for comparing said periodically generated coded phase values with said prescribed phase value to generate periodically clock recovery pulse signals.
Claim 12
Dependent Claim 61 words
The invention as defined in claim 9 wherein said means for generating said prescribed phase value includes means supplied with said periodically generated coded phase values and being responsive to an incoming data transition for storing the coded phase value being generated upon occurrence of said data transition and for adding a predetermined phase value to said stored coded phase value.
Claim 13
Dependent Claim 62 words
The invention as defined in claim 9 wherein said means for generating said prescribed phase value comprises means supplied with said periodically generated coded phase values and being responsive to an incoming data transition for storing the coded phase value being generated upon occurrence of said data transition and means for adding a predetermined phase value to said stored coded phase value.
Claim 14
Dependent Claim 18 words
The invention as defined in claim 11 wherein said coded phase values are coded in a Gray-code format.
Claim 15
Dependent Claim 23 words
The invention as defined in claim 11 wherein said predetermined phase value is selected in predetermined relationship to the incoming data bit period.
Claim 16
Dependent Claim 27 words
The invention as defined in claim 13 wherein said comparing means generates a clock recovery pulse when said supplied coded phase value equals said prescribed phase value.

References Cited (Backward Citations)

US3333205A Cited
US3668315A Cited
US3819853A Cited
US4208724A Cited
US4386323A Cited
US4423518A Cited
US4385396A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-10 1989-09-09 1990-03-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-10 1993-09-09 1994-03-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-10 1997-09-09 1998-03-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag