US4573171A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sync detect circuit
Assignee: Boeing North American Inc
•
Filing: 1982-12-27
•
Granted: 1986-02-25
•
Expires: 2002-12-27
Abstract
Abstract A sync detect circuit for detecting a sync code in a stream of digital data includes a counter that converts locally generated clock pulses to a plurality of discrete addresses that occur every bit period of time. The addresses are applied to a PROM which upon being addressed provides a sync verify code. The sync verify code is applied to a sync verify detector which provides an enable signal to the address generator if the code compares with the logic levels of a coincident bit in the stream of digital data provided from the PROM and after the full sync code has been rectified a sync detect signal is provided from a sync detector circuit.
Inventors
- 👤 Michael F. McMahon, Jr.
- 👤 James M. Lavenz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 23:02
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/04; H04L7/041; H04L7/042
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
224 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code, said means for generating a selected synchronization verification code including, means responsive to said digital data stream for providing a first enable signal, means for generating a plurality of addresses, said means for generating a plurality of addresses being responsive to a selected first enable signal and second enable signal, means responsive to said generated addresses for providing said synchronization verification code, means responsive to correspondence between a first segment of a coded synchronization portion in said digital data stream and a first segment of said synchronization verification code for providing said second enable signal, and means responsive to said second enable signal for initiating said comparison of the second segment of said coded synchonization portion and said second segment of said synchonization verification code; and means responsive to said digital data stream having a coded synchronization portion having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal.
Claim 2
Dependent Claim
224 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code, said means for generating a selected synchronization verification code including, means responsive to said digital data stream for providing a first enable signal, means for generating a plurality of addresses, said means for generating a plurality of addresses being responsive to a selected first enable signal and second enable signal, means responsive to said generated addresses for providing said synchronization verification code, means responsive to correspondence between a first segment of a coded synchronization portion in said digital data stream and a first segment of said synchronization verification code for providing said second enable signal, and means responsive to said second enable signal for initiating said comparison of the second segment of said coded synchonization portion and said second segment of said synchonization verification code; and means responsive to said digital data stream having a coded synchronization portion having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal.
Claim 3
Dependent Claim
221 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments, said first segment being formed as a plurality of digitally coded bits and said second segment being formed as time related digital data wherein said second segment is represented as a selected logic state transmitted for a fixed period of time followed by a second logic state; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code; and means responsive to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal, said means for generating a synchronization signal including, means for detecting an error in said first segment of said coded synchronization portion, and means for detecting an error in said second segment of said coded synchronization portion including, means for receiving clock pulses, means responsive to said clock pulses for generating a time period, and means responsive to a detection of said second logic state during said time period for providing an error signal.
Claim 4
Dependent Claim
221 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments, said first segment being formed as a plurality of digitally coded bits and said second segment being formed as time related digital data wherein said second segment is represented as a selected logic state transmitted for a fixed period of time followed by a second logic state; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code; and means responsive to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal, said means for generating a synchronization signal including, means for detecting an error in said first segment of said coded synchronization portion, and means for detecting an error in said second segment of said coded synchronization portion including, means for receiving clock pulses, means responsive to said clock pulses for generating a time period, and means responsive to a detection of said second logic state during said time period for providing an error signal.
Claim 5
Dependent Claim
209 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments, said first segment being formed as a plurality of digitally coded bits wherein said first segment comprises a plurality of alternating first and second logic states and said second segment being formed as time related digital data; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code; and means responsive to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal, said means for generating a synchronization signal including: means for detecting an error in said first segment of said coded synchronization portion including, means responsive to a predetermined number of said alternate first and second logic states for providing a detection signal, and means responsive to said detection signal for initiating a detection of said second segment; and means for detecting an error in said second segment of said coded synchronization portion.
Claim 6
Dependent Claim
209 words
A synchronization detection system for detecting a synchronization code in a stream of digital data comprising: means for receiving a stream of digital data including a coded synchronization portion having first and second code segments, said first segment being formed as a plurality of digitally coded bits wherein said first segment comprises a plurality of alternating first and second logic states and said second segment being formed as time related digital data; means responsive to the receipt of said digital data stream for generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code; and means responsive to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code for generating a synchronization signal, said means for generating a synchronization signal including: means for detecting an error in said first segment of said coded synchronization portion including, means responsive to a predetermined number of said alternate first and second logic states for providing a detection signal, and means responsive to said detection signal for initiating a detection of said second segment; and means for detecting an error in said second segment of said coded synchronization portion.
Claim 7
Dependent Claim
214 words
A synchronization technique for detecting a synchronization code in a stream of digital data comprising: receiving a stream of digital data including a coded synchronization portion having first and second code segments wherein said first segment is formed as a plurality of digitally coded bits and said second segment is formed as time related digital data wherein said second segment is represented as a selected logic state transmitted for a fixed period of time followed by a second logic state; generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code in response to the receipt of said stream of digital data; and generating a synchronization signal in response to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code wherein said step of generating a synchronization signal includes, detecting an error in said first segment of said coded synchronization portion, and detecting an error in said second segment of said coded synchronization portion including the steps of, receiving clock pulses, generating a time period in response to said clock pulses, and providing an error signal in response to a detection of said second logic state during said time period.
Claim 8
Dependent Claim
214 words
A synchronization technique for detecting a synchronization code in a stream of digital data comprising: receiving a stream of digital data including a coded synchronization portion having first and second code segments wherein said first segment is formed as a plurality of digitally coded bits and said second segment is formed as time related digital data wherein said second segment is represented as a selected logic state transmitted for a fixed period of time followed by a second logic state; generating a selected synchronization verification code having first and second segments representing a predetermined synchronization code in response to the receipt of said stream of digital data; and generating a synchronization signal in response to a coded synchronization portion of said stream of digital data having first and second segments which are identical to said first and second segments of said synchronization verification code wherein said step of generating a synchronization signal includes, detecting an error in said first segment of said coded synchronization portion, and detecting an error in said second segment of said coded synchronization portion including the steps of, receiving clock pulses, generating a time period in response to said clock pulses, and providing an error signal in response to a detection of said second logic state during said time period.
Claim 9
Dependent Claim
31 words
The system of claim 1 further comprising: means for providing a stream of clock pulses; and means for providing an output of divided clock pulses in response to said synchronization signal.
Claim 10
Dependent Claim
28 words
The system of claim 5 further comprising means responsive to said divided clock pulses and said synchronization signal for providing an output of said stream of digital data.
Claim 11
Dependent Claim
71 words
The technique of claim 4 wherein said first segment is represented as a plurality of alternating first and second logic states, and wherein said step of detecting an error in said first segment comprises: providing a detection signal in response to a predetermined number of said alternating first and second logic states; and initiating a detection of said second segment of the coded synchronization portion in response to said detection signal.
References Cited (Backward Citations)
US4361890A
Cited
US3597547A
Cited
US3662114A
Cited
US4131763A
Cited
US4209662A
Cited
US4161719A
Cited
US4158107A
Cited
US4276642A
Cited
US4298987A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |