US4573152A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switch matrix test and control system
Assignee: FRENCH AMERICAN BANKING Corp 120 BROADWAY NEW YORK NEW YORK 10271
•
Filing: 1983-05-13
•
Granted: 1986-02-25
•
Expires: 2003-05-13
Abstract
Abstract A switch matrix system is described with which peripheral devices can be conveniently tested for compatibility with central processor units. A diagnostic channel is provided to which a peripheral device to be tested is connected at a crosspoint in the switch matrix system. A control provides a sequence of signals needed to establish data communication between the central processor unit and the peripheral device. Errors or failures in the sequence are detected and stored and displayed with a terminal from which the switch matrix system is operated. Additional testing is done by generating bit test patterns and comparing the returns with those sent out. A channel activity monitor is employed in the switch matrix system to enable a comparative review of activity of channels from different central processor units.
Inventors
- 👤 Richard E. Greene
- 👤 Gladstone F. Young
- 👤 Gary E. Tom
- 👤 Harry G. Schaffer
- 👤 John S. Foote
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:08
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31926
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
123 words
A switch matrix system for selectively connecting a plurality of central processor units to peripheral devices comprising: a switch matrix having channel ports and peripheral ports, one of said channel ports being designated as a diagnostic channel port, means for connecting a channel port to one or more peripheral ports, and means for controlling the connection of a channel port to a peripheral port; means for causing the connection of a peripheral port to said diagnostic channel port; and means for generating a sequence of signals representative of signals employed to establish data communication between a peripheral device and a central processor unit and applying said signals to the diagnostic channel port for transmission to a peripheral port connected to said diagnostic channel.
Claim 2
Dependent Claim
123 words
A switch matrix system for selectively connecting a plurality of central processor units to peripheral devices comprising: a switch matrix having channel ports and peripheral ports, one of said channel ports being designated as a diagnostic channel port, means for connecting a channel port to one or more peripheral ports, and means for controlling the connection of a channel port to a peripheral port; means for causing the connection of a peripheral port to said diagnostic channel port; and means for generating a sequence of signals representative of signals employed to establish data communication between a peripheral device and a central processor unit and applying said signals to the diagnostic channel port for transmission to a peripheral port connected to said diagnostic channel.
Claim 3
Dependent Claim
57 words
The switch matrix system as claimed in claim 1 and further including: means for generating a test pattern of signals and applying said test pattern to said diagnostic channel port for transmission to a peripheral port connected by the switch matrix to said diagnostic channel port; and means for receiving said pattern from the latter peripheral port.
Claim 4
Dependent Claim
44 words
The switch matrix system as claimed in claim 2 and further including: means for analyzing the received test pattern for determining the quality of the switch matrix or the quality of a communication circuit employed to connect a peripheral device to a peripheral port.
Claim 5
Dependent Claim
61 words
The switch matrix system as claimed in claim 1 and further including: means coupled to the means for generating a sequence of signals for detecting an error in a particular part of the sequence of signals employed to establish data communications between a peripheral device connected through a peripheral port to the diagnostic channel port and means for storing said error.
Claim 6
Dependent Claim
39 words
The switch matrix system as claimed in claim 4 wherein said means for generating said sequence of signals comprises means for generating a sequence of signals that establishes compatability between a peripheral device and an IBM central processor unit.
Claim 7
Dependent Claim
20 words
The matrix system as claimed in claim 4 and further including: means for displaying an identification of a detected error.
Claim 8
Dependent Claim
61 words
The switch matrix system as claimed in claim 4 wherein said means for generating said sequence of signals further comprises: hardware means for producing said sequence of signals and storing a detected error; a microprocessor coupled to the hardware means, said microprocessor including means for activating said hardware means, and means for monitoring said storing means to identify a detected error.
Claim 9
Dependent Claim
72 words
The switch matrix system as claimed in claim 1 and further including: means for periodically sampling the status of a line of each channel port connected to a central processor unit; means for respectively accumulating samples of different lines over a desired interval; and means for displaying the accumulated samples to provide an indication of the activity of the central processor units connected to the channel ports of a common switch matrix.
Claim 10
Independent Claim
114 words
A method for testing the compatability of a peripheral device for connection to a central processor unit with a switch matrix having channel ports for connection to central processor units and peripheral ports for connection to peripheral devices comprising the steps of: connecting a peripheral port to a channel port which is designated as a diagnostic channel port; generating a sequence of signals representative of the signals employed to establish data communication between a peripheral device and a central processor unit; applying said sequence of signals to the diagnostic channel port to test a peripheral device connected to the diagnostic channel port; and detecting the compatability or lack thereof in the sequence of signals.
Claim 11
Independent Claim
114 words
A method for testing the compatability of a peripheral device for connection to a central processor unit with a switch matrix having channel ports for connection to central processor units and peripheral ports for connection to peripheral devices comprising the steps of: connecting a peripheral port to a channel port which is designated as a diagnostic channel port; generating a sequence of signals representative of the signals employed to establish data communication between a peripheral device and a central processor unit; applying said sequence of signals to the diagnostic channel port to test a peripheral device connected to the diagnostic channel port; and detecting the compatability or lack thereof in the sequence of signals.
Claim 12
Dependent Claim
28 words
The method for testing a peripheral device as claimed in claim 9 and further comprising the step of: generating said sequence of signals from inside the switch matrix.
Claim 13
Dependent Claim
96 words
The method for testing a peripheral device as claimed in claim 9 and further comprising the steps of: generating a test pattern of signals in the switch matrix; applying the test pattern to the diagnostic channel port for transmission to a peripheral port; receiving said pattern of signals from the peripheral port; and comparing the received pattern of signals with the generated test pattern to detect an error therein as a measure of the quality of the switch matrix or the quality of a communication circuit employed to connect a peripheral device to a peripheral port.
References Cited (Backward Citations)
US30037A
Cited
US3588837A
Cited
US3704363A
Cited
US3905023A
Cited
USRE30037E
Cited
US4048672A
Cited
US4057847A
Cited
US4207609A
Cited
US4351059A
Cited
US4367525A
Cited
US4403286A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |