← Back to Patent Explorer
US4573144A Expired / Lapsed US ⏱️ 0.0 years remaining

Common floating gate programmable link

Assignee: Motorola Solutions Inc
•
Filing: 1982-09-30
•
Granted: 1986-02-25
•
Expires: 2002-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fusible link having a programmable floating gate transistor in a first active region uses an extension of the floating gate to a second active region to provide electrons to the floating gate by the method of tunneling or the method of hot electron injection to avoid applying high voltage to the output terminals of the programmable floating gate transistor.

Inventors

  • 👤 Roger S. Countryman, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 17:18
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0441; H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 169 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom, and a control gate overlying said first portion of the floating gate and insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to the source region of the programming transistor, a source coupled to a first power supply terminal, and a gate for receiving a select signal; and wherein the control gate of the link transistor and the control gate and the drain of the programming transistor are coupled to a second power supply terminal.
Claim 2
Dependent Claim 169 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom, and a control gate overlying said first portion of the floating gate and insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to the source region of the programming transistor, a source coupled to a first power supply terminal, and a gate for receiving a select signal; and wherein the control gate of the link transistor and the control gate and the drain of the programming transistor are coupled to a second power supply terminal.
Claim 3
Dependent Claim 182 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom, and a control gate overlying said first portion of the floating gate and insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to a first power supply terminal, a source coupled to the drain region of the programming transistor, and a gate for receiving a select signal; and wherein the control gate of the programming transistor and the control gate of the link transistor are coupled to the first power supply terminal, and the source region of the programming transistor is coupled to a second power supply terminal.
Claim 4
Dependent Claim 182 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom, and a control gate overlying said first portion of the floating gate and insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to a first power supply terminal, a source coupled to the drain region of the programming transistor, and a gate for receiving a select signal; and wherein the control gate of the programming transistor and the control gate of the link transistor are coupled to the first power supply terminal, and the source region of the programming transistor is coupled to a second power supply terminal.
Claim 5
Dependent Claim 147 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, and a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to the source region of the programming transistor, a source coupled to a first power supply terminal, and a gate for receiving a select signal; and wherein the control gate and the drain of the programming transistor are coupled to a second power supply terminal.
Claim 6
Dependent Claim 147 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, and a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to the source region of the programming transistor, a source coupled to a first power supply terminal, and a gate for receiving a select signal; and wherein the control gate and the drain of the programming transistor are coupled to a second power supply terminal.
Claim 7
Dependent Claim 160 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, and a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to a first power supply terminal, a source coupled to the drain region of the programming transistor, and a gate for receiving a select signal; and wherein the control gate of the programming transistor is coupled to the first power supply terminal, and the source region of the programming transistor is coupled to a second power supply terminal.
Claim 8
Dependent Claim 160 words
A programmable link, comprising: a link transistor having source and drain regions formed in a face of a body of a semiconductor material with a channel region therebetween, and a floating gate on said face having a first portion which overlies said channel region and is insulated therefrom; a programming transistor having source and drain regions formed in said face with a channel region therebetween, a second portion of said floating gate overlying the channel region and insulated therefrom, and a control gate overlying said second portion of the floating gate and insulated therefrom; and a select transistor having a drain coupled to a first power supply terminal, a source coupled to the drain region of the programming transistor, and a gate for receiving a select signal; and wherein the control gate of the programming transistor is coupled to the first power supply terminal, and the source region of the programming transistor is coupled to a second power supply terminal.

References Cited (Backward Citations)

US4348745A Cited
US4479203A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-02-24 1989-08-26 1990-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-02-24 1993-08-26 1994-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-02-24 1997-08-26 1998-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag