US4573022A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit using vertical PNP transistors
Assignee: Toshiba Corp
•
Filing: 1984-12-13
•
Granted: 1986-02-25
•
Expires: 2004-12-13
Abstract
Abstract A semiconductor integrated circuit comprises a differential pair of transistors, a pair of constant current source transistors, an emitter resistor connected between the emitters of the differential transistors, and a load resistor coupled to the collector of one of the differential transistors. Each of the differential transistors and constant current source transistors is a vertical PNP transistor. In the semiconductor integrated circuit, therefore, each vertical PNP transistor has its collector coupled with a parasitic diode having a relatively large junction capacitance. The parasitic diodes are reversely biased when the circuit is operative. In order to prevent the frequency characteristic from being deteriorated due to the junction capacitance of the parasitic diodes, a resistor circuit, which forms a differentiating circuit together with the emitter resistor and the parasitic diodes, is connected between the cathodes of these diodes and a power source, whereby the differentiating time constant of this differentiating circuit is so adjusted as to become substantially equal to the integrating time constant of an integrating circuit including the load resistor and the parasitic diode.
Inventors
- 👤 Takashi Koga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 03:55
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45197; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D48/345; H03F1/00; H03F1/08; H03F1/083; H03F1/42; H03F1/48; H03F3/4508; H03F3/45098
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
103 words
A semiconductor integrated circuit comprising a vertical PNP transistor having a collector, an emitter, and a base in which said transistor has its emitter coupled to a power source and its collector coupled to a load resistance and its base connected to receive an input signal, and a parasitic diode has its anode coupled to the collector of said transistor and its cathode coupled to said power source, characterized in that a direct-current transmission element having an impedance which is appreciably higher than the resistance value of said load resistor is connected between the cathode of said parasitic diode and said power source.
Claim 2
Dependent Claim
103 words
A semiconductor integrated circuit comprising a vertical PNP transistor having a collector, an emitter, and a base in which said transistor has its emitter coupled to a power source and its collector coupled to a load resistance and its base connected to receive an input signal, and a parasitic diode has its anode coupled to the collector of said transistor and its cathode coupled to said power source, characterized in that a direct-current transmission element having an impedance which is appreciably higher than the resistance value of said load resistor is connected between the cathode of said parasitic diode and said power source.
Claim 3
Dependent Claim
16 words
The semiconductor integrated circuit according to claim 1, wherein said direct-current transmission element is a resistor.
Claim 4
Dependent Claim
177 words
A semiconductor integrated circuit comprising first and second vertical PNP transistors each having a collector, an emitter, and a base and in which said transistors have their emitter-collector paths connected in series across a power source in the forward direction, said first transistor has its base coupled to a d.c. voltage source, and said second transistor has its base coupled to an input signal source and its collector coupled to a load resistor, the collectors of said first and second transistors are respectively coupled with andes of parasitic diodes each having a junction capacitance with cathodes coupled together to said power source, characterized in that a resistor circuit, which forms a differentiating circuit together with said parasitic diode coupled to the collector of said first transistor, is connected between the collector of said first transistor and said power source, a differentiating time constant of said differentiating circuit being so adjusted as to become substantially equal to an integrating time constant of an integrating circuit including said load resistor and said parasitic diode coupled to said second transistor.
Claim 5
Dependent Claim
177 words
A semiconductor integrated circuit comprising first and second vertical PNP transistors each having a collector, an emitter, and a base and in which said transistors have their emitter-collector paths connected in series across a power source in the forward direction, said first transistor has its base coupled to a d.c. voltage source, and said second transistor has its base coupled to an input signal source and its collector coupled to a load resistor, the collectors of said first and second transistors are respectively coupled with andes of parasitic diodes each having a junction capacitance with cathodes coupled together to said power source, characterized in that a resistor circuit, which forms a differentiating circuit together with said parasitic diode coupled to the collector of said first transistor, is connected between the collector of said first transistor and said power source, a differentiating time constant of said differentiating circuit being so adjusted as to become substantially equal to an integrating time constant of an integrating circuit including said load resistor and said parasitic diode coupled to said second transistor.
Claim 6
Dependent Claim
43 words
The semiconductor integrated circuit according to claim 3, wherein a direct-current transmission element having an impedance higher than the resistance value of said load resistor is connected between the cathode of said parasitic diode, coupled to said second transistor, and said power source.
Claim 7
Dependent Claim
16 words
The semiconductor integrated circuit according to claim 4, wherein said direct-current transmission element is a resistor.
Claim 8
Dependent Claim
194 words
A semiconductor integrated circuit comprising first, second, third, and fourth vertical PNP transistors each having a collector, an emitter, and a base in which said first and third transistors have their emitter-collector paths connected in series across a power source in the forward direction, said second and fourth transistors have their emitter-collector paths connected in series across said power source in the forward direction, said third and fourth transistors have their bases coupled to a d.c. voltage source, said first and second transistors have their bases coupled to an input signal source, said second transistor has its collector coupled to a load resistor, an emitter resistor is connected between the emmitters of said first and second transistors, the collectors of said second, third, and fourth transistors are respectively coupled with anodes of first, second and third parasitic diodes each having a junction capacitance, and cathodes of which are connected to said power source, characterized in that a resistor circuit is connected between the cathodes of said second and third parasitic diodes, and said power source, said resistor circuit forming a differentiating circuit together with said emitter resistor and said second and third parasitic diodes.
Claim 9
Dependent Claim
194 words
A semiconductor integrated circuit comprising first, second, third, and fourth vertical PNP transistors each having a collector, an emitter, and a base in which said first and third transistors have their emitter-collector paths connected in series across a power source in the forward direction, said second and fourth transistors have their emitter-collector paths connected in series across said power source in the forward direction, said third and fourth transistors have their bases coupled to a d.c. voltage source, said first and second transistors have their bases coupled to an input signal source, said second transistor has its collector coupled to a load resistor, an emitter resistor is connected between the emmitters of said first and second transistors, the collectors of said second, third, and fourth transistors are respectively coupled with anodes of first, second and third parasitic diodes each having a junction capacitance, and cathodes of which are connected to said power source, characterized in that a resistor circuit is connected between the cathodes of said second and third parasitic diodes, and said power source, said resistor circuit forming a differentiating circuit together with said emitter resistor and said second and third parasitic diodes.
Claim 10
Dependent Claim
52 words
The semiconductor integrated circuit according to claim 6, wherein the differentiating time constant of said differentiating circuit is so set as to become substantially equal to the integrating time constant of an integrating circuit which includes said load resistor and said first parasitic diode coupled to the collector of said second transistor.
Claim 11
Dependent Claim
50 words
The semiconductor integrated circuit according to claim 6, wherein said transistor circuit includes first and second resistors, connected in series between the cathodes of said second and third parasitic diodes, and a third resistor, connected between said power source and a point of connection between said first and second resistors.
Claim 12
Dependent Claim
40 words
The semiconductor integrated circuit according to claim 8, wherein said first and second resistors have a substantially equal resistance value, and said third resistor has a resistance value which is appreciably higher than that of said first and second resistors.
Claim 13
Dependent Claim
45 words
The semiconductor integrated circuit according to claim 6, wherein said resistor circuit includes a first resistor, connected between the cathodes of said second and third parasitic diodes, and second and third resistors, connected between both ends of said first resistor and said power sources, respectively.
Claim 14
Dependent Claim
30 words
The semiconductor integrated circuit according to claim 10, wherein said second and third resistors have a substantially equal resistance value which is appreciably higher than that of said first resistor.
Claim 15
Dependent Claim
54 words
The semiconductor integrated circuit according to claim 6, wherein a direct-current transmission element having an impedance which is appreciably higher than the resistance value of said load resistor is connected between the cathode of said first parasitic diode, which has its anode coupled to the collector of said second transistor, and said power source.
Claim 16
Dependent Claim
16 words
The semiconductor integrated circuit according to claim 12, wherein said direct-current transmission element is a resistor.
References Cited (Backward Citations)
US4456887A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |