← Back to Patent Explorer
US4567433A Expired / Lapsed US ⏱️ 0.0 years remaining

Complex probe card for testing a semiconductor wafer

Assignee: Japan Electronic Materials Corp
•
Filing: 1984-05-23
•
Granted: 1986-01-28
•
Expires: 2004-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A probe card includes a printed circuit plate having an aperture at the center thereof and a ring fixed around said aperture on either side of the plate. The ring being adapted to support probe needles in radial arrays with respect to the aperture. Each of the arrays has a multilayer of probe needles which have their terminal tips aligned on a plane in parallel with the plate and their opposite terminal ends connected to the printed circuit for external connection.

Inventors

  • 👤 Masao Ohkubo
  • 👤 Yasuro Yoshimitsu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 23:21
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/073; G01R1/07307; G01R1/07342

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 228 words
A probe card for testing semiconductor wafers, comprising: at least upper and lower printed circuit plates arranged in a stack, said printed circuit plates having inner central portions with apertures at their respective centers and also having outer peripheries with a plurality of bores therethrough, said apertures being increasingly larger from the upper to the lower printed circuit plates so as to allow each central portion of said printed circuit plates to be exposed through said apertures, probe needles arranged in radial arrays around said apertures, each of said radial arrays having multiple layers of probe needles, said probe needles having tapered terminal tips aligned on a plane in parallel with but spaced from said printed circuit plates and also having opposite uniformly thick terminal ends, each of a plurality of terminal rods passing through one of the plurality of bores in the outer peripheries of the printed circuit plates, and a plurality of conductors spaced apart from each other and connecting each one of the terminal ends of the probe needles to a different one of the plurality of terminal rods, said plurality of conductors being aligned on parallel planes alternating with said printed circuit plates, thereby enabling each of said terminal tips of said probe needles to be externally viewed from above through each of said apertures in the central portions of the printed circuit plates.
Claim 2
Dependent Claim 228 words
A probe card for testing semiconductor wafers, comprising: at least upper and lower printed circuit plates arranged in a stack, said printed circuit plates having inner central portions with apertures at their respective centers and also having outer peripheries with a plurality of bores therethrough, said apertures being increasingly larger from the upper to the lower printed circuit plates so as to allow each central portion of said printed circuit plates to be exposed through said apertures, probe needles arranged in radial arrays around said apertures, each of said radial arrays having multiple layers of probe needles, said probe needles having tapered terminal tips aligned on a plane in parallel with but spaced from said printed circuit plates and also having opposite uniformly thick terminal ends, each of a plurality of terminal rods passing through one of the plurality of bores in the outer peripheries of the printed circuit plates, and a plurality of conductors spaced apart from each other and connecting each one of the terminal ends of the probe needles to a different one of the plurality of terminal rods, said plurality of conductors being aligned on parallel planes alternating with said printed circuit plates, thereby enabling each of said terminal tips of said probe needles to be externally viewed from above through each of said apertures in the central portions of the printed circuit plates.

References Cited (Backward Citations)

JPS54143072A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-01-27 1989-07-29 1990-01-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-01-27 1993-07-29 1994-01-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-01-27 1997-07-29 1998-01-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag