Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
320 words
A method for the synchronization of clock generators in the transmission of digital signals which contain clock information and periodically at least one synchronization word, where, from the digital signals, a first clock pulse signal phaselocked relative to these transmitted digital signals is generated, and therefrom, by means of a phase control loop containing a phase comparator and a voltage-controlled oscillator connected therewith, a second clock signal is generated by the fact that first, in the phase control loop, a third clock signal of a frequency corresponding to a multiple of the clock frequency of the transmitted digital signals is generated, and from the third clock signal by frequency division the second clock signal is formed, that, upon a disturbance which leads to a failure of the first clock signal, the operation of the phase control loop between the phase comparator and the voltage-controlled oscillator is interrupted, and that, after elimination of the disturbance, the phase control loop between phase comparator and voltage-controlled oscillator is again closed, characterized by the generation of the second clock signal by means of a resettable frequency divider, that, in normal operation, a means for monitoring the synchronization word of the transmitted digital signals is controlled by the second clock signal, that, in the case of a disturbance of the first clock signal or of the synchronization word, the control of the means for monitoring the synchronization word, in addition to the actuation of the phase control loop, is switched to the first clock signal, and that after elimination of the disturbance, in addition to the closing of the phase control loop with the first recognition of the synchronization word when the first clock signal is present, the delivery of clock pulses of the second clock signal is triggered by a resetting of the frequency divider, and the means for monitoring the synchronization word is again connected to and controlled by the second clock signal.
Claim 2
Independent Claim
320 words
A method for the synchronization of clock generators in the transmission of digital signals which contain clock information and periodically at least one synchronization word, where, from the digital signals, a first clock pulse signal phaselocked relative to these transmitted digital signals is generated, and therefrom, by means of a phase control loop containing a phase comparator and a voltage-controlled oscillator connected therewith, a second clock signal is generated by the fact that first, in the phase control loop, a third clock signal of a frequency corresponding to a multiple of the clock frequency of the transmitted digital signals is generated, and from the third clock signal by frequency division the second clock signal is formed, that, upon a disturbance which leads to a failure of the first clock signal, the operation of the phase control loop between the phase comparator and the voltage-controlled oscillator is interrupted, and that, after elimination of the disturbance, the phase control loop between phase comparator and voltage-controlled oscillator is again closed, characterized by the generation of the second clock signal by means of a resettable frequency divider, that, in normal operation, a means for monitoring the synchronization word of the transmitted digital signals is controlled by the second clock signal, that, in the case of a disturbance of the first clock signal or of the synchronization word, the control of the means for monitoring the synchronization word, in addition to the actuation of the phase control loop, is switched to the first clock signal, and that after elimination of the disturbance, in addition to the closing of the phase control loop with the first recognition of the synchronization word when the first clock signal is present, the delivery of clock pulses of the second clock signal is triggered by a resetting of the frequency divider, and the means for monitoring the synchronization word is again connected to and controlled by the second clock signal.
Claim 3
Dependent Claim
41 words
The method of claim 1, further comprising a means for applying a reference signal to the input of the voltage-controlled oscillator when the phase-control loop is open so the frequency of the third clock pulse is kept to a nominal value.