Patent US5729374A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4547740A Expired / Lapsed US ⏱️ 0.0 years remaining

Monitoring device for integrated drive amplifiers

Assignee: New Japan Radio Co Ltd
•
Filing: 1984-03-28
•
Granted: 1985-10-15
•
Expires: 2004-03-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A monitoring device in integrated drive amplifiers intended to be driven by digital signals includes fault detection circuits giving a fault signal for such as excess temperature, overcurrent, or interruption and shortcircuiting in the load circuit. The input of the drive amplifier is connected to the output of a D-type flipflop (13) having a data input (D) and a clock input (C) intended for connection to a digital control system. Between the data input (D) and a potential corresponding to a logical ZERO there is connected a circuit (22,23) adapted for connecting the data input (D) to said potential during the interval between the operation signals when a fault signal is present.

Inventors

  • 👤 Kurt A. I. Nilsson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 13:59
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03F; H03F1/00; H03F1/52; H03F3/00; H03F3/34; H03F3/343; H03F3/347; H03K17/00; H03K17/08; H03K17/082; H03K17/0826; H03K2017/0806

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 155 words
In a system wherein a digital controller controls via a single data line a driver amplifier whose output is connected to a load and wherein the digital controller further includes a source of clock pulses, apparatus for presenting an indication of a fault in the driver amplifier-load combination to the single data line comprising a D-type flip-flop having a D-data input connected to said data line for receiving control signals from the digital controller, a C- clock input connected to the source of clock pulses, and an output connected to the driver amplifier, a fault detection means for detecting a fault in the driver amplifier-load combination, and a logic means connecting said fault detection means to said data line and responsive to the clock pulses for applying a particular voltage level representing a particular logic value when said fault detection means detects a fault to the data line only during the times between clock pulses.
Claim 2
Dependent Claim 155 words
In a system wherein a digital controller controls via a single data line a driver amplifier whose output is connected to a load and wherein the digital controller further includes a source of clock pulses, apparatus for presenting an indication of a fault in the driver amplifier-load combination to the single data line comprising a D-type flip-flop having a D-data input connected to said data line for receiving control signals from the digital controller, a C- clock input connected to the source of clock pulses, and an output connected to the driver amplifier, a fault detection means for detecting a fault in the driver amplifier-load combination, and a logic means connecting said fault detection means to said data line and responsive to the clock pulses for applying a particular voltage level representing a particular logic value when said fault detection means detects a fault to the data line only during the times between clock pulses.
Claim 3
Dependent Claim 35 words
The apparatus of claim 1 wherein said logic means comprises a digital switch means having a control input and output terminals interconnecting the data line to a reference voltage source having said particular voltage level.
Claim 4
Dependent Claim 45 words
The apparatus of claim 2 wherein said logic means further comprises a logic and function means having a first input connected to the source of clock pulses, a second input connected to said fault detecting means and an output connected to said digital switch means.
Claim 5
Dependent Claim 27 words
The apparatus of claim 3 wherein said digital switch means comprises a transistor having an emitter-collector path connected between the data line and said reference voltage source.
Claim 6
Dependent Claim 17 words
The apparatus of claim 1 wherein said fault detection means comprises means for detecting an excessive current.
Claim 7
Dependent Claim 16 words
The apparatus of claim 5 wherein said fault detection means comprises means for detecting an overvoltage.
Claim 8
Dependent Claim 19 words
The apparatus of claim 5 wherein said fault detection means comprises means for detecting an interruption in the load.
Claim 9
Dependent Claim 20 words
The apparatus of claim 5 wherein said fault detection means comprises means for detecting a short circuit in the load.
Claim 10
Dependent Claim 22 words
The apparatus of claim 5 wherein said fault detection means comprises means for detecting an excessive temperature in the driver amplifier-load combination.

References Cited (Backward Citations)

US4288831A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-10-14 1989-04-15 1989-10-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-10-14 1993-04-15 1993-10-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-10-14 1997-04-15 1997-10-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag