← Back to Patent Explorer
US4542369A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital-to-analog converting device

Assignee: Victor Company of Japan Ltd
•
Filing: 1983-08-10
•
Granted: 1985-09-17
•
Expires: 2003-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital-to-analog converting device comprises a signal processing circuit supplied with a discrete digital signal x n at a time nT, where n is a natural number and T is a sampling period, for converting the discrete digital signal x n into a digital signal y n satisfying an equation ##EQU1## where N is a natural number greater than i, a digital-to-analog converter for converting the output digital signal y n of the signal processing circuit into an analog signal having a continuous amplitude, and an analog lowpass filter supplied with the output analog signal of the digital-to-analog converter, for eliminating frequency components substantially equal to or higher than 1/2 a sampling frequency F s of the discrete input digital signal of the signal processing circuit.

Inventors

  • 👤 Masao Kasuga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 16:18
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/124

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 126 words
A digital-to-analog converting device comprising: a signal processing circuit supplied with a discrete digital signal x n at a time nT, where n is a natural number and T is a sampling period, for converting said discrete digital signal x n into a digital signal y n satisfying an equation ##EQU6## where N is a natural number greater than i; a digital-to-analog converter for converting the output digital signal y n of said signal processing circuit into an analog signal having a continuous amplitude; and an analog lowpass filter supplied with the output analog signal of said digital-to-analog converter, for eliminating frequency components substantially equal to or higher than 1/2 a sampling frequency F s of the discrete input digital signal of said signal processing circuit.
Claim 2
Dependent Claim 126 words
A digital-to-analog converting device comprising: a signal processing circuit supplied with a discrete digital signal x n at a time nT, where n is a natural number and T is a sampling period, for converting said discrete digital signal x n into a digital signal y n satisfying an equation ##EQU6## where N is a natural number greater than i; a digital-to-analog converter for converting the output digital signal y n of said signal processing circuit into an analog signal having a continuous amplitude; and an analog lowpass filter supplied with the output analog signal of said digital-to-analog converter, for eliminating frequency components substantially equal to or higher than 1/2 a sampling frequency F s of the discrete input digital signal of said signal processing circuit.
Claim 3
Dependent Claim 111 words
A digital-to-analog converting device as claimed in claim 1 which further comprises a sampling rate converter for converting said input discrete digital signal so that the sampling frequency F s thereof is multiplied by M, where M is a natural number greater than or equal to 2, and for supplying an output signal to said signal processing circuit, and said analog lowpass filter has a passband edge frequency selected to a frequency which is substantially equal to or higher than 1/2 said sampling frequency F s and a stopband edge frequency selected to a frequency which is substantially equal to or lower than (M+1)/2 times said sampling frequency F s .
Claim 4
Dependent Claim 152 words
A digital-to-analog converting device as claimed in claim 1 in which said signal processing circuit comprises a first delay circuit for delaying said discrete input digital signal by one sampling period, a subtracting and limiting circuit supplied with an output signal of said first delay circuit, an adder for adding said discrete input digital signal and an output signal of said subtracting and limiting circuit, a rounding circuit for rounding a number of bits of an output signal of said adder and producing said output digital signal y n , and a second delay circuit supplied with said output digital signal y n of said rounding circuit, for delaying said output digital signal y n by one sampling period, and said subtracting and limiting circuit carries out a subtraction between output signals of said first and second delay circuits and limits signal components greater than or equal to a predetermined quantization level.
Claim 5
Dependent Claim 63 words
A digital-to-analog converting device as claimed in claim 3 in which said signal processing circuit further comprises a register for carrying out a subtraction between the output signals of said adder and said rounding circuit, and said register supplies a value of a minimum quantization level when a value obtained as a result of the subtraction becomes equal to said minimum quantization level.
Claim 6
Dependent Claim 119 words
A digital-to-analog converting device as claimed in claim 2 in which said sampling rate converter comprises an interpolator for producing a digital signal having a sampling frequency which is in essence multiplied by M by inserting (M-1) zeros between each of sampled values of said input discrete digital signal having said sampling frequency F s , and a digital lowpass filter supplied with an output digital signal of said interpolator, and said digital lowpass filter has a passband edge frequency selected to a frequency which is substantially lower than 1/2 said sampling frequency F s and a stopband edge frequency selected to a frequency which is substantially equal to or lower than 1/2 said sampling frequency F s .
Claim 7
Dependent Claim 24 words
A digital-to-analog converting device as claimed in claim 5 in which said digital lowpass filter is constituted by a finite impulse response digital filter.

References Cited (Backward Citations)

US3317905A Cited
US4209773A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-09-16 1989-03-18 1989-09-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-09-16 1993-03-18 1993-09-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-09-16 1997-03-18 1997-09-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag