US4527255A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile static random-access memory cell
Assignee: Signetics Corp
•
Filing: 1982-07-06
•
Granted: 1985-07-02
•
Expires: 2002-07-06
Abstract
Abstract A non-volatile memory cell (20) contains a pair of cross-coupled like-polarity FET's (Q1 and Q2) that serve as a volatile location (21) for storing a data bit and a like-polarity variable-threshold insulated-gate FET (Q3) that serves as a non-volatile storage location (22). The variable-threshold FET has its source coupled to the drain of one of the cross-coupled FET's, its insulated-gate electrode coupled to the drain of the other of the cross-coupled FET's, and its drain coupled to a power supply. A pair of impedance elements (R1 and R2) are coupled between the drains of the cross-coupled FET's, respectively, on one hand and the power supply on the other hand. Just before a power shutdown which causes the data bit to evaporate, the power supply is pulsed to a suitable level to cause the bit to be transferred to the non-volatile location. When power is restored to the normal level, the original data bit automatically returns to the volatile location.
Inventors
- 👤 Parviz Keshtbod
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:30
CPC Classifications
G; G11; G11C; G11C14/00; Y; Y10; Y10S; Y10S257/00; Y10S257/903; Y10S257/904
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
247 words
A memory cell wherein: a volatile storage location has first and second cross-coupled like-polarity field-effect transistors (FET's) whose sources are coupled to a reference voltage supply that provides a reference voltage and whose drains are coupled through a load circuit to a power supply that provides a supply voltage at a first level for normal storage of a given data bit in the cross-coupled FET's; a non-volatile storage location has a like-polarity variable-threshold insulated-gate FET whose insulated-gate electrode is coupled to the drain of the second FET, whose drain is coupled to the power supply, and whose source is coupled to the drain of the first FET; the non-volatile storage location assumes a logic state corresponding to the given data bit when the supply voltage is moved to a second level where the absolute value of the difference between the second level and the reference voltage exceeds the absolute value of the difference between the first level and the reference voltage; and the given data bit is automatically restored to the cross-coupled FET's when the supply voltage is returned to the first level; characterized in that the load circuit comprises: a first impedance element coupled between the power supply and the drain of the first FET along a path electrically in parallel with the path coupling the variable-threshold FET between the power supply and the drain of the first FET; and a second impedance element coupled between the power supply and the drain of the second FET.
Claim 2
Dependent Claim
247 words
A memory cell wherein: a volatile storage location has first and second cross-coupled like-polarity field-effect transistors (FET's) whose sources are coupled to a reference voltage supply that provides a reference voltage and whose drains are coupled through a load circuit to a power supply that provides a supply voltage at a first level for normal storage of a given data bit in the cross-coupled FET's; a non-volatile storage location has a like-polarity variable-threshold insulated-gate FET whose insulated-gate electrode is coupled to the drain of the second FET, whose drain is coupled to the power supply, and whose source is coupled to the drain of the first FET; the non-volatile storage location assumes a logic state corresponding to the given data bit when the supply voltage is moved to a second level where the absolute value of the difference between the second level and the reference voltage exceeds the absolute value of the difference between the first level and the reference voltage; and the given data bit is automatically restored to the cross-coupled FET's when the supply voltage is returned to the first level; characterized in that the load circuit comprises: a first impedance element coupled between the power supply and the drain of the first FET along a path electrically in parallel with the path coupling the variable-threshold FET between the power supply and the drain of the first FET; and a second impedance element coupled between the power supply and the drain of the second FET.
Claim 3
Dependent Claim
116 words
A memory cell as in claim 1 wherein the threshold voltage of the variable-threshold FET (1) increases as a control voltage applied from its insulated-gate electrode to its source is increased within at least a first voltage range and (2) decreases as a control voltage applied from its source to its insulated-gate electrode is increased within at least a second voltage range, characterized in that the total current through the first impedance element and the variable-threshold FET between its source and its drain when it is substantially fully conductive significantly exceeds the current through the second impedance element and that the current through the second impedance element significantly exceeds the current through the first impedance element.
Claim 4
Dependent Claim
27 words
A memory cell as in claim 2 characterized in that each impedance element is a resistor consisting substantially of doped semiconductor material of a single conductivity type.
Claim 5
Dependent Claim
21 words
A memory cell as in claim 3 characterized in that the doped semiconductor material of each resistor is doped polycrystalline silicon.
Claim 6
Dependent Claim
16 words
A memory cell as in claim 2 characterized in that each impedance element is substantially resistive.
Claim 7
Dependent Claim
21 words
A memory cell as in claim 5 characterized by means for limiting current through the variable-threshold FET to a specified current.
Claim 8
Dependent Claim
31 words
A memory cell as in claim 6 characterized in that the means comprises a depletion-mode FET having its drain coupled to the power supply and its gate electrode and variable-threshold FET.
Claim 9
Dependent Claim
72 words
A memory cell as in claim 2, 3, 5, or 6 characterized in that the variable-threshold FET is a floating-gate FET in which its source is separated from a floating-gate electrode by a layer of electrically insulating material having a minimum thickness no greater than 200 angstroms so as to permit tunneling of charge carriers between its source and the floating-gate electrode as either control voltage is increased within its voltage range.
Claim 10
Dependent Claim
71 words
A memory cell as in claim 1 characterized by another like-polarity variable-threshold insulated-gate FET whose insulated-gate electrode is coupled to the drain of the first FET and whose drain and source are coupled respectively to the power supply and to the drain of the second FET along a path electrically in parallel with the path coupling the second impedance element between the power supply and the drain of the second FET.
Claim 11
Dependent Claim
27 words
A memory cell as in claim 9 characterized in that each impedance element is a resistor consisting substantially of doped semiconductor material of a single conductivity type.
Claim 12
Dependent Claim
21 words
A memory cell as in claim 10 characterized in that the doped semiconductor material of each resistor is doped polycrystalline silicon.
Claim 13
Dependent Claim
16 words
A memory cell as in claim 10 characterized in that the resistors have substantially equal resistances.
Claim 14
Dependent Claim
97 words
A memory cell as in claim 9 characterized in that: the threshold voltage of each variable-threshold FET (1) increases as a control voltage applied from its insulated-gate electrode to its source increases within at least a first voltage range and (2) decreases as a control voltage applied from its source to its insulated-gate electrode increases within at least a second voltage range; the variable-threshold FET's are not simultaneously fully conductive; and the current through either variable-threshold FET between its source and its drain when it is substantially fully conductive significantly exceeds the current through either impedance element.
Claim 15
Dependent Claim
16 words
A memory cell as in claim 13 characterized in that each impedance element is substantially resistive.
Claim 16
Dependent Claim
21 words
A memory cell as in claim 14 characterized by means for limiting current through each variable-threshold FET to a specified current.
Claim 17
Dependent Claim
72 words
A memory cell as in claim 15 characterized in that the means comprises a pair of substantially identical depletion-mode FET's of which each has its drain coupled to the power supply, one has its gate electrode and its source coupled together to the drain of one of the variable-threshold FET's, and the other has its gate electrode and its source coupled together to the drain of the other of the variable-threshold FET's.
Claim 18
Dependent Claim
72 words
A memory cell as in claim 13, 10, 14 or 15 characterized in that each variable-threshold FET is a floating-gate FET in which its source is separated from a floating-gate electrode by a layer of electrically insulating material having a minimum thickness no greater than 200 angstroms so as to permit tunneling of charge carriers between its source and the floating-gate electrode as either control voltage is increased within its voltage range.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-07-01 | 1988-12-31 | 1989-07-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-07-01 | 1992-12-31 | 1993-07-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-07-01 | 1996-12-31 | 1997-07-02 | $7700.00 | Window Closed / Lapsed |