US4527227A
Expired / Lapsed
US
⏱️ 0.0 years remaining
False recovery detection circuit for parallel or serial strings of thyristors
Assignee: Hitachi Ltd
•
Filing: 1983-07-13
•
Granted: 1985-07-02
•
Expires: 2003-07-13
Abstract
Abstract A thyristor converter control system comprising a voltage detector for detecting the thyristor voltage and a detector output suppressing circuit provided at the output of the voltage detector. The detector output suppressing circuit operates to detect an erroneous output of the voltage detector that it provides a voltage-presence signal while it must provide a voltage-absence signal, and cuts off the output of the voltage detector upon detecting the erroneous output from the voltage detector.
Inventors
- 👤 Shoichiro Koseki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 19:15
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/08; H02M1/088
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
134 words
In a thyristor converter control system comprising a serial connection of a plurality of thyristors, at least two voltage detectors for detecting a voltage applied to said thyristors, and a firing circuit for providing firing signals for said thyristors, wherein a logical sum of outputs of said voltage detectors is used as one of the operational conditions of said firing circuit, the improvement comprising the provision of a detector output suppressing circuit means provided at the output of each of said voltage detectors, said detector output suppressing circuit means detecting an erroneous output of said voltage detector when said detector provides an erroneous voltage-presence signal rather than a correct voltage-absence signal, said detector output suppressing circuit means cutting off the output of said voltage detector upon detecting said erroneous output from said voltage detector.
Claim 2
Dependent Claim
134 words
In a thyristor converter control system comprising a serial connection of a plurality of thyristors, at least two voltage detectors for detecting a voltage applied to said thyristors, and a firing circuit for providing firing signals for said thyristors, wherein a logical sum of outputs of said voltage detectors is used as one of the operational conditions of said firing circuit, the improvement comprising the provision of a detector output suppressing circuit means provided at the output of each of said voltage detectors, said detector output suppressing circuit means detecting an erroneous output of said voltage detector when said detector provides an erroneous voltage-presence signal rather than a correct voltage-absence signal, said detector output suppressing circuit means cutting off the output of said voltage detector upon detecting said erroneous output from said voltage detector.
Claim 3
Dependent Claim
66 words
A thyristor converter control system according to claim 1, wherein said detector output suppressing circuit means comprises a delay circuit which delays the output of said voltage detector by a predetermined period, an inverting circuit for inverting the output of said delay circuit, and a logical AND gate which takes logical product for the output of said inverting circuit and the output of said voltage detector.
Claim 4
Dependent Claim
64 words
A thyristor converter control system according to claim 1, wherein said detector output suppressing circuit means comprises a delay circuit which delays the output of said voltage detector, a flip-flop which is set by the output of said delay circuit, and a logical AND gate which takes a logical product for the reset output of said flip-flop and the output of said voltage detector.
Claim 5
Dependent Claim
97 words
A thyristor converter control system according to claim 1, wherein said detector output suppressing circuit means comprises a flip-flop which is set by the output of said voltage detector, a microprocessor which resets said flip-flop periodically and provides a high level signal if said flip-flop is in a set state in an interval of resetting or provides a low level signal if said flip-flop is in a reset state in an interval of resetting, and a logical AND gate which takes a logical product for the output of said microprocessor and the output of said voltage detector.
Claim 6
Dependent Claim
134 words
In a thyristor converter control system comprising a parallel connection of a plurality of thyristors, at least two voltage detectors for detecting a voltage applied to said thyristors, and a firing circuit for providing firing signals for said thyristors, wherein a logical sum of outputs of said voltage detectors is used as one of the operational conditions of said firing circuit, the improvement comprising the provision of a detector output suppressing circuit means provided at the output of each of said voltage detectors, said detector output suppressing circuit means detecting an erroneous output of said voltage detector when said detector provides an erroneous voltage-presence signal rather than a correct voltage-absence signal, said detector output suppressing circuit means cutting off the output of said voltage detector upon detecting said erroneous output from said voltage detector.
Claim 7
Dependent Claim
134 words
In a thyristor converter control system comprising a parallel connection of a plurality of thyristors, at least two voltage detectors for detecting a voltage applied to said thyristors, and a firing circuit for providing firing signals for said thyristors, wherein a logical sum of outputs of said voltage detectors is used as one of the operational conditions of said firing circuit, the improvement comprising the provision of a detector output suppressing circuit means provided at the output of each of said voltage detectors, said detector output suppressing circuit means detecting an erroneous output of said voltage detector when said detector provides an erroneous voltage-presence signal rather than a correct voltage-absence signal, said detector output suppressing circuit means cutting off the output of said voltage detector upon detecting said erroneous output from said voltage detector.
Claim 8
Dependent Claim
67 words
A thyristor converter control system according to claim 5, wherein said detector output suppressing circuit means comprises a delay circuit which delays the output of said voltage detector by a predetermined period, an inverting circuit for inverting the output of said delay circuit, and a logical AND gate which takes a logical product for the output of said inverting circuit and the output of said voltage detector.
Claim 9
Dependent Claim
63 words
A thyristor converter control system according to claim 5, wherein said detector output suppressing circuit means comprises delay circuit which delays the output of said voltage detector, a flip-flop which is set by the output of said delay circuit, and a logical AND gate which takes a logical product for the reset output of said flip-flop and the output of said voltage detector.
Claim 10
Dependent Claim
97 words
A thyristor converter control system according to claim 5, wherein said detector output suppressing circuit means comprises a flip-flop which is set by the output of said voltage detector, a microprocessor which resets said flip-flop periodically and provides a high level signal if said flip-flop is in a set state in an interval of resetting or provides a low level signal if said flip-flop is in a reset state in an interval of resetting, and a logical AND gate which takes a logical product for the output of said microprocessor and the output of said voltage detector.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-07-01 | 1988-12-31 | 1989-07-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-07-01 | 1992-12-31 | 1993-07-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-07-01 | 1996-12-31 | 1997-07-02 | $7700.00 | Window Closed / Lapsed |