← Back to Patent Explorer
US4520441A Expired / Lapsed US ⏱️ 0.0 years remaining

Data processing system

Assignee: Hitachi Ltd
•
Filing: 1981-12-11
•
Granted: 1985-05-28
•
Expires: 2001-12-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data processing system for supporting a virtual memory is disclosed. Prior to the start of main memory write operation, a processor checks to see if a store buffer has a vacant area to store data to be written into a main memory to execute a current instruction. If a page fault occurs during the main memory write operation, the processor continues to store the subsequent write data for the current instruction and the corresponding virtual or logical addresses in the store buffer to complete execution of the current instruction.

Inventors

  • 👤 Tadaaki Bandoh
  • 👤 Hidekazu Matsumoto
  • 👤 Yasushi Fukunaga
  • 👤 Ryosei Hiraoka
  • 👤 Jushi Ide
  • 👤 Tetsuya Kawakami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 01:06
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/0802; G06F12/0866

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 317 words
A data processing system for supporting a virtual memory comprising: (a) a main memory and an external memory for storing data by page; (b) a processor including means for providing virtual addresses for reading and writing data from or into said main memory in the process of executing read and write instructions; (c) means including a buffer connected to said processor and responsive to a memory write start signal therefrom for storing temporarily in said buffer both said virtual addresses specified by a write instruction being executed by said processor and data from said processor to be written into a page of said main memory at physical addresses corresponding to said specified virtual addresses and for writing successively said data from said buffer into said page of said main memory at said physical addresses; (d) an address translator connected between said main memory and said buffer for translating said virtual addresses received from said buffer to said physical addresses and including means for producing a page fault signal to said processor when the desired page into which said data is to be written is not contained in said main memory at the time of said address translation; and (e) wherein said processor includes means for temporarily sending all virtual addresses and data relating to the execution of a given write instruction to said buffer, means for temporarily writing said virtual addresses and data from said buffer into a work area of said main memory in response to a page fault signal, means for effecting the loading of said desired page into said main memory from said external memory in response to the page fault signal and means for loading said virtual addresses and data from said work area into said buffer to write that data in said page loaded in said main memory at the physical addresses corresponding to the virtual addresses also stored in said buffer.
Claim 2
Dependent Claim 317 words
A data processing system for supporting a virtual memory comprising: (a) a main memory and an external memory for storing data by page; (b) a processor including means for providing virtual addresses for reading and writing data from or into said main memory in the process of executing read and write instructions; (c) means including a buffer connected to said processor and responsive to a memory write start signal therefrom for storing temporarily in said buffer both said virtual addresses specified by a write instruction being executed by said processor and data from said processor to be written into a page of said main memory at physical addresses corresponding to said specified virtual addresses and for writing successively said data from said buffer into said page of said main memory at said physical addresses; (d) an address translator connected between said main memory and said buffer for translating said virtual addresses received from said buffer to said physical addresses and including means for producing a page fault signal to said processor when the desired page into which said data is to be written is not contained in said main memory at the time of said address translation; and (e) wherein said processor includes means for temporarily sending all virtual addresses and data relating to the execution of a given write instruction to said buffer, means for temporarily writing said virtual addresses and data from said buffer into a work area of said main memory in response to a page fault signal, means for effecting the loading of said desired page into said main memory from said external memory in response to the page fault signal and means for loading said virtual addresses and data from said work area into said buffer to write that data in said page loaded in said main memory at the physical addresses corresponding to the virtual addresses also stored in said buffer.
Claim 3
Dependent Claim 86 words
A data processing system according to claim 1 further comprising check means connected to said buffer for checking to see if said buffer has a vacant storage area larger than the amount of both memory write data and addresses associated with the execution of a write instruction and means responsive to said check means for interrupting said processor from initiating the execution of a write instruction until sufficient vacant storage area is available in said buffer for the addresses and data provided by that write instruction.
Claim 4
Dependent Claim 98 words
A data processing system according to claim 1 wherein said processor further includes a program counter, a register connected to said program counter for storing an address received from said program counter of an instruction to be executed, and means for storing the address stored in said register into a work area in said main memory in response to said page fault signal and, after said desired page is loaded into said main memory and said data stored in said buffer is written into said loaded page for loading the content of said program counter into said register.

References Cited (Backward Citations)

US3723976A Cited
US4040026A Cited
US4051461A Cited
US4145738A Cited
US4365295A Cited
US4378588A Cited
US4130870A Cited
US4195340A Cited
US4231088A Cited
US4277826A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-05-27 1988-11-26 1989-05-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-05-27 1992-11-26 1993-05-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-05-27 1996-11-26 1997-05-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag