US4516037A Expired / Lapsed US ⏱️ 0.0 years remaining

Control circuitry for high voltage solid-state switches

Assignee: Nokia Bell Labs

•

Filing: 1980-06-09

•

Granted: 1985-05-07

•

Expires: 2000-06-09

📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A gated diode switch (GDS1, GDS3, GDS4, GDS10) requires a voltage applied to the gate which is more positive than that of the anode and cathode in order to break current flow between the anode and cathode. In addition, a current of at least the same order of magnitude as flows between anode and cathode must flow into the gate of the switch to break current flow. The use of a second gated diode switch (GDS2, GDS20) coupled by the cathode (28, 280) to the gate of a gated diode switch (GDS1, GDS3, GDS4, GDS10) which is to be controlled provides a high voltage and current capability means for cutting off (interrupting) or inhibiting current flow through the gated diode switch (GDS1, GDS3, GDS4, GDS10). The state of a gated diode switch (GDS1, GDS3, GDS4, GDS10) is thus controlled by a second gated diode switch (GDS2, GDS20). The state of the second gated diode switch (GDS2, GDS20) is controlled by a circuitry (A, A0) consisting of an n-p-n transistor (Q1, Q10), at least one p-n-p transistor (Q2, Q20), and at least one diode (D2, D20, D3, D4).

Inventors

👤 Peter W. Shackle

Bibliographic Details

Application Number —

Jurisdiction US

Data Source google_patents

Last Synchronized 2026-10-27 11:02

CPC Classifications

H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/567

Claims Analysis

Total Claims: 4

Claim 1

Independent Claim 244 words

Circuitry coupled to the gate of a first gated diode switch (GDS1, GDS3, GDS4, GDS10) which has a gate, an anode, and a cathode, comprising a second gated diode switch (GDS2, GDS20) which has a gate, an anode, and a cathode, the cathode of the second gated diode switch (GDS2, GDS20) being coupled to the gate of the first gated diode switch (GDS1, GDS3, GDS4, GDS10), a control circuit branch (A, A0) is coupled to the second gated diode switch (GDS2, GDS20) for controlling conduction between the anode and cathode thereof, and being characterized in that: the control circuit branch (A, A0) comprises: a third switch branch (Q1, Q10) having a control terminal which is coupled to an input terminal (16, 160), and having first (12, 120) and second (14, 140) output terminals; a fourth switch branch (Q2 and Q20, Q3, Q4) having a control terminal (18, 180) coupled to the first output terminal (12, 120) of the third switch branch and having first (26, 260) and second (20, 200) output terminals with the first output terminal (26, 260) being coupled to the anode of the second gated diode switch (GDS2, GDS20); and a level shifting branch (D2, and D20, D3, D4) having a first terminal coupled to the second output terminal (20, 200) of the fourth switch circuit means (Q2 and Q20, Q3, Q4), and having a second terminal (24, 240) coupled to the gate of the second gated diode switch (GDS2, GDS20).

Claim 2

Dependent Claim 244 words

Claim 3

Dependent Claim 37 words

The circuitry of claim 1 characterized in that the third switch branch (Q1, Q10) is an n-p-n transistor, the fourth switch branch (Q2) is a p-n-p transistor, and the level shifting branch (D1) is a p-n diode.

Claim 4

Dependent Claim 170 words

The circuitry of claim 2 characterized in that: the third switch branch (Q10) is a first n-p-n transistor (Q10) and the fourth switch branch (Q20, Q3, Q4) is the combination of a p-n-p transistor (Q20), a second n-p-n transistor (Q3), and a third n-p-n transistor (Q4); the collector of the first n-p-n transistor (Q10) is coupled to the base of the p-n-p transistor (Q20); the collector of the p-n-p transistor (Q20) is coupled to the base of the second n-p-n transistor (Q3); the emitter of the second n-p-n transistor (Q3) is coupled to the base of the third n-p-n transistor (Q4); the emitter of the third n-p-n transistor (Q4) is coupled to the anode of the second gated diode switch (GDS20); and the level shifting branch (D20, D3, D4) comprises first (D20), second (D3), and third (D4) p-n diodes which are serially connected together with the cathode of the first coupled to the anode of the second and the cathode of the second coupled to the anode of the third.

References Cited (Backward Citations)

US3116183A Cited

US3271700A Cited

US3289077A Cited

US3439616A Cited

US3596114A Cited

US3870904A Cited

US4217504A Cited

US4117351A Cited

US4250409A Cited

US4345163A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1988-05-06	1988-11-05	1989-05-07	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1992-05-06	1992-11-05	1993-05-07	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1996-05-06	1996-11-05	1997-05-07	$7700.00	Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag

Select Category

Notes (Optional)