← Back to Patent Explorer
US4514853A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiplexed noise code generator utilizing transposed codes

Assignee: United States Department of the Army
•
Filing: 1982-12-13
•
Granted: 1985-04-30
•
Expires: 2002-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Expanded multiplexed noise codes including code mate pairs having autocoration functions which upon detectionprovides an impulse autocorrelation function are generated by delaying the inverse of one of the code mate pairs (code b) by a value τ and adding it to the other code mate pair (code a) to form a first expanded code mate (code A) while a second expanded code mate (code B) is generated by delaying the inverse of said other code (code a) also by a value τ, forming the complement thereof and adding it to said one code mate (code b). Such an expansion enables each expanded code to begin with each different code of a mate pair.

Inventors

  • 👤 Frank S. Gutleber

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 04:33
CPC Classifications
H; H04; H04J; H04J13/00; H04J13/10; H04J13/0007; H04J13/0022

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 125 words
A method of generating a pair of expanded multi-bit digital noise coded signals from a pair of multi-bit digital noise coded signals comprising the steps of: generating simultaneously first and second multi-bit digital noise coded signals; generating the inverse of said second signal; delaying the inverse of said second signal by a predetermined time delay and combining it with said first signal to form a first expanded multi-bit digital noise coded signal beginning with said first signal; generating the inverse of said first signal; generating the complement of the inverse of said first signal; and delaying the inverse complement of said first signal and combining it with said second signal to form a second expanded multi-bit digital noise coded signal beginning with said second signal.
Claim 2
Independent Claim 125 words
A method of generating a pair of expanded multi-bit digital noise coded signals from a pair of multi-bit digital noise coded signals comprising the steps of: generating simultaneously first and second multi-bit digital noise coded signals; generating the inverse of said second signal; delaying the inverse of said second signal by a predetermined time delay and combining it with said first signal to form a first expanded multi-bit digital noise coded signal beginning with said first signal; generating the inverse of said first signal; generating the complement of the inverse of said first signal; and delaying the inverse complement of said first signal and combining it with said second signal to form a second expanded multi-bit digital noise coded signal beginning with said second signal.
Claim 3
Dependent Claim 50 words
The method as defined by claim 1 wherein: said first-mentioned combining step comprises the step of adding the delayed inverse of said second signal to said first signal; and said second-mentioned combining step comprises the step of adding the delayed inverse complement of said first signal to said second signal.
Claim 4
Dependent Claim 50 words
The method as defined in claim 2 wherein: said first-mentioned adding step comprises the step of butting the delayed inverse of said second signal to said first signal; and said second-mentioned adding step comprises the step of butting the delayed inverse complement of said first signal to said second signal.
Claim 5
Dependent Claim 29 words
The method as defined by claim 3 wherein said first and second signals have equal signal lengths, and wherein said predetermined time delay is equal to said signal length.
Claim 6
Dependent Claim 75 words
The method as defined by claim 1 wherein: said first-mentioned combining steps comprises the step of selectively butting, interleaving, partial interleaving or overlapping the delayed inverse of said second signal with said first signal; and said second-mentioned combining step comprises the step of selectively butting, interleaving, partial interleaving or overlapping the delayed inverse complement of said first signal with said second signal to respectively form said first and second expanded multi-bit digital noise coded signals.
Claim 7
Dependent Claim 34 words
The method as defined by claim 5 wherein said first and second signals comprise multiplexed noise coded signals comprising a code mate pair which upon autocorrelation detection and addition compress to a lobeless impulse.
Claim 8
Independent Claim 137 words
A system for generating a pair of expanded multi-bit digital noise coded signals from another pair of multi-bit digital noise coded signals comprising: means for simultaneously generating first and second multi-bit digital noise coded signals; means coupled to said generating means for providing the inverse of said second signal delayed by a predetermined time delay; means for combining the delayed inverse of said second signal with said first signal to form a first expanded multi-bit digital noise coded signal beginning with said first signal; means coupled to said generating means for providing an inverse complement of said first signal also delayed by a predetermined time delay; and means for combining the delayed inverse complement of said first signal with said second signal to form a second expanded multi-bit digital noise coded signal beginning with said second signal.
Claim 9
Independent Claim 137 words
A system for generating a pair of expanded multi-bit digital noise coded signals from another pair of multi-bit digital noise coded signals comprising: means for simultaneously generating first and second multi-bit digital noise coded signals; means coupled to said generating means for providing the inverse of said second signal delayed by a predetermined time delay; means for combining the delayed inverse of said second signal with said first signal to form a first expanded multi-bit digital noise coded signal beginning with said first signal; means coupled to said generating means for providing an inverse complement of said first signal also delayed by a predetermined time delay; and means for combining the delayed inverse complement of said first signal with said second signal to form a second expanded multi-bit digital noise coded signal beginning with said second signal.
Claim 10
Dependent Claim 119 words
The system as defined by claim 7 wherein said means for providing the delayed inverse of said second signal comprises, time delay means for delaying said second signal by a time delay equal to the signal length of said first signal and means for reversing the sequence of the respective bits of said second signal, and wherein said means for providing a delayed inverse complement of said first signal comprises, time delay means for delaying said first signal by a time delay equal to the signal length of said second signal, means for reversing the sequence of the respective bits of said first signal, and means for reversing the respective digital value of each bit of said first signal.
Claim 11
Dependent Claim 42 words
The system as defined by claim 8 wherein said means for reversing the sequence of the bits of said first and second signals comprises shift register means which is operable to output the respective signal sequence in a last in-first out sequence.
Claim 12
Dependent Claim 27 words
The system as defined by claim 8 wherein said means for reversing the digital value of each bit of said first signal comprises digital signal inverter means.
Claim 13
Dependent Claim 53 words
The system as defined by claim 7 wherein said means for combining the delayed inverse of said second signal with said first signal comprises first digital signal adder means; and wherein said means for combining the delayed inverse complements of said first signal with said second signal comprises second digital signal adder means.
Claim 14
Dependent Claim 21 words
The system as defined by claim 11 wherein said first and second digital signal adder means are comprised of linear adders.
Claim 15
Dependent Claim 64 words
The system as defined by claim 7 wherein said means for combining said first and second signals comprise means for selectively butting, interleaving, partially interleaving or overlapping the delayed inverse of said second signal with said first signal and the delayed inverse complement of said first signal with said second signal to respectively form said first and second expanded multi-bit digital noise coded signals.
Claim 16
Dependent Claim 33 words
The system as defined by claim 13 wherein said first and second signals comprise a pair of code mates which provide an impulse autocorrelation function and compress to a lobeless impulse when added.

References Cited (Backward Citations)

US3461451A Cited
US4471342A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-04-29 1988-10-29 1989-04-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-04-29 1992-10-29 1993-04-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-04-29 1996-10-29 1997-04-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag