Multi-group LRU resolver

Claim 1

In a least recently used resolving network of the type having a group address input line for receiving an address code and a plurality of use input lines, each use input line having associated with it a plurality of elements, one element from each plurality of elements being associated in an elemental group with one element from each of the other pluralities of elements, each said elemental group having associated with it a unique address code supplied on the group address input line each time an element in the group is used, a single one of the use input lines receiving in conjunction with each address code a use signal indicating use of the element associated with the use input line carrying the use signal, for resolving and recording the individual use relationships among the elements of each group and comprising: (a) a memory storing N words, each word having bits numbered 1 through M, where N is the greatest number of elements associated with any use input line and M is the combination of the number of use input lines taken two at a time, said memory having an input line forming the group address input line, read and write select lines, and a data input line and output line for each memory bit, and storing the data present on the data input lines at the address on the group address input line responsive to a write signal on the write select line, and providing at the data output lines for a predetermined period the data stored at the location specified by the address present on the group address input line responsive to a signal on the read select line, and each similarly numbered bit is associated with first and second use input lines forming a unique combination for each set of differently numbered bits; (b) logic network means receiving as input the signals carried by the use input lines and the memory contents received responsive to a read select signal, for supplying on the memory input lines for each of the bits 1 through M of the memory words the logical value of the expression (X AND Y) OR Z where X is the current logical value in the memory word supplied responsive to the read select signal of the memory bit involved, Y is the inverted logical value present in any use signal carried on the first use input line associated with the memory bit involved, and Z is the logical value present in any use signal carried on a second use input line associated with the memory bit involved, and wherein the logical values supplied as input to the memory comprise the desired individual use history relationship for the elements of the group associated with the address code supplied to the memory, as modified by the most recent signal on a use input line; and (c) control means receiving the use signals on the use input lines, for supplying to the memory a read select signal responsive thereto and a write select signal a predetermined interval following the read select signal.