US4509529A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Physiological event recognition techniques for use with a delta modulator
Assignee: Pacesetter Inc
•
Filing: 1982-06-30
•
Granted: 1985-04-09
•
Expires: 2002-06-30
Abstract
Abstract The signal sensed on a heart pacer electrode is converted by a delta modulator to a sequence of samples of 0 and 1 bit values. The resulting bit sequence is delayed, and the original bit sequence and its delayed version are continuously subtracted from each other in a clocked up/down counter to derive a count. When the count reaches a threshold value, three different recognition logic circuits are triggered and they then operate for two milliseconds. One circuit recognizes a beat if the count does not drop below another, lower threshold value during the timing interval. A second circuit detects a beat if the count remains above the threshold level for at least 50% of the time during the timing interval. The third circuit detects a beat by operating directly on the delta modulator output bit sequence; it checks whether bits of the value indicative of the triggering event predominate over bits of the opposite value during the timing interval.
Inventors
- 👤 David K. Money
- 👤 Stephen Swift
- 👤 Andrew MacLaurin
- 👤 John G. Frost
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 15:55
CPC Classifications
A; A61; A61N; A61N1/00; A61N1/18; A61N1/32; A61N1/36; A61N1/362; A61N1/365
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
115 words
A system for recognizing a cardiac event of interest by operating on a sensed cardiac signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal and bit samples of alternating opposite states representing a non-changing sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of on-going differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a cardiac event of interest.
Claim 2
Independent Claim
115 words
A system for recognizing a cardiac event of interest by operating on a sensed cardiac signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal and bit samples of alternating opposite states representing a non-changing sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of on-going differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a cardiac event of interest.
Claim 3
Dependent Claim
71 words
A system in accordance with claim 1 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a first predetermined value, and means for generating an output indicative of a cardiac event of interest if within said predetermined time interval following triggering of said timing means said count does not fall below a second, lower predetermined value.
Claim 4
Dependent Claim
83 words
A system in accordance with claim 1 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a cardiac event of interest if during said predetermined time interval following triggering of said timing means said count is at or above said predetermined value for a total time which is at least a predetermined fraction of said time interval.
Claim 5
Dependent Claim
90 words
A system in accordance with claim 1 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a cardiac event of interest if during said predetermined time interval followiing triggering of said timing means the ratio of the number of bit samples of the state which gave rise to said triggering to the number of bits samples of the opposite state exceeds a predetermined value.
Claim 6
Dependent Claim
75 words
A system in accordance with claim 1 wherein said count deriving means includes means for inverting one of said first and second bit sample sequences, means for counting up or down at a clocked rate depending upon the state of an input indicative of whether counting should be up or down, and means for alternately applying to said input the inverted one of said bit sample sequences and the other of said bit sample sequences.
Claim 7
Dependent Claim
36 words
A system in accordance with claim 5 further including means, following the indication of a cardiac event of interest, for initializing said second bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 8
Dependent Claim
36 words
A system in accordance with claim 1 further including means, following the indication of a cardiac event of interest, for initializing said second bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 9
Independent Claim
102 words
A system for recognizing a physiological event of interest by operating on a sensed physiological signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a physiological event of interest.
Claim 10
Independent Claim
102 words
A system for recognizing a physiological event of interest by operating on a sensed physiological signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a physiological event of interest.
Claim 11
Dependent Claim
70 words
A system in accordance with claim 8 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a first predetermined value, and means for generating an output indicative of a physiological event of interest if within said predetermined time interval following triggering of said timing means said count does not pass a second, different predetermined value.
Claim 12
Dependent Claim
73 words
A system in accordance with claim 8 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a physiological event of interest if during said predetermined time interval following triggering of said timing means said count is at or above said predetermined value for a total predetermined time.
Claim 13
Dependent Claim
77 words
A system in accordance with claim 8 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a physiological event of interest if during said predetermined time interval following triggering of said timing means the number of bit samples of the state which gave rise to said triggering exceeds a predetermined number.
Claim 14
Dependent Claim
75 words
A system in accordance with claim 8 wherein said count deriving means includes means for inverting one of said first and second bit sample sequences, means for counting up or down at a clocked rate depending upon the state of an input indicative of whether counting should be up or down, and means for alternately applying to said input the inverted one of said bit sample sequences and the other of said bit sample sequences.
Claim 15
Dependent Claim
36 words
A system in accordance with claim 12 further including means, following the indication of a physiological event of interest, for initializing said second bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 16
Dependent Claim
36 words
A system in accordance with claim 8 further including means, following the indication of a physiological event of interest, for initializing said second bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 17
Independent Claim
77 words
A system for recognizing an event of interest represented in a signal to be monitored comprising means for deriving from said signal a continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in said signal, means for deriving a count which is indicative of differences between said bit sample sequence and a delayed version thereof, and recognition logic means responsive to said count for indicating an event of interest.
Claim 18
Independent Claim
77 words
A system for recognizing an event of interest represented in a signal to be monitored comprising means for deriving from said signal a continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in said signal, means for deriving a count which is indicative of differences between said bit sample sequence and a delayed version thereof, and recognition logic means responsive to said count for indicating an event of interest.
Claim 19
Dependent Claim
69 words
A system in accordance with claim 15 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a first predetermined value, and means for generating an output indicative of an event of interest if within said predetermined time interval following triggering of said timing means said count does not pass a second, different predetermined value.
Claim 20
Dependent Claim
72 words
A system in accordance with claim 15 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of an event of interest if during said predetermined time interval following triggering of said timing means said count is at or above a predetermined value for a total predetermined time.
Claim 21
Dependent Claim
76 words
A system in accordance with claim 15 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of an event of interest if during said predetermined time interval following triggering of said timing means the number of bit samples of the state which gave rise to said triggering exceeds a predetermined number.
Claim 22
Dependent Claim
82 words
A system in accordance with claim 15 wherein said count deriving means includes means for inverting one of said bit sample sequences, means for generating a delayed replica of said bit sample sequence, means for counting up or down at a clocked rate depending upon the state of an input indicative of whether counting should be up or down, and means for alternately applying to said input said inverted one of said bit sample sequences and said delayed replica bit sample sequence.
Claim 23
Dependent Claim
69 words
A system in accordance with claim 19 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a first predetermined value, and means for generating an output indicative of an event of interest if within said predetermined time interval following triggering of said triggering means said count does not pass a second, different predetermined value.
Claim 24
Dependent Claim
72 words
A system in accordance with claim 19 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of an event of interest if during said predetermined time interval following triggering of said timing means said count is at or above a predetermined value for a total predetermined time.
Claim 25
Dependent Claim
76 words
A system in accordance with claim 19 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of an event of interest if during said predetermined time interval following triggering of said timing means the number of bit samples of the state which gave rise to said triggering exceeds a predetermined number.
Claim 26
Dependent Claim
36 words
A system in accordance with claim 19 further including means, following the indication of an event of interest, for initializing said delayed replica bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 27
Dependent Claim
39 words
A system in accordance with claim 15 further including means, following the indication of an event of of interest, for initializing said delayed version of said bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 28
Dependent Claim
116 words
An implantable system for recognizing a cardiac event of interest by operating on a sensed cardiac signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal and bit samples of alternating opposite states representing a non-changing sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of on-going differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a cardiac event of interest.
Claim 29
Dependent Claim
116 words
An implantable system for recognizing a cardiac event of interest by operating on a sensed cardiac signal comprising means for deriving from said sensed signal a first continuous sequence of bit samples, the two states of said bit samples representing changes in opposite directions in the sensed signal and bit samples of alternating opposite states representing a non-changing sensed signal, means for generating a second continuous sequence of bit samples which is the same as said first sequence but delayed in time, means for deriving a count which is indicative of on-going differences between said first and second bit sample sequences, and recognition logic means responsive to said count for indicating a cardiac event of interest.
Claim 30
Dependent Claim
72 words
An implantable system in accordance with claim 25 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a first predetermined value, and means for generating an output indicative of a cardiac event of interest if within said predetermined time interval following triggering of said timing means said count does not fall below a second, lower predetermined value.
Claim 31
Dependent Claim
84 words
An implantable system in accordance with claim 25 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a cardiac event of interest if during said predetermined time interval following triggering of said timing means said count is at or above said predetermined value for a total time which is at least a predetermined fraction of said time interval.
Claim 32
Dependent Claim
91 words
An implantable system in accordance with claim 25 wherein said recognition logic means includes means for timing a predetermined time interval, means for triggering said timing means responsive to said count reaching a predetermined value, and means for generating an output indicative of a cardiac event of interest if during said predetermined time interval following triggering of said timing means the ratio of the number of bit samples of the state which gave rise to said triggering to the number of bit samples of the opposite state exceeds a predetermined value.
Claim 33
Dependent Claim
76 words
An implantable system in accordance with claim 25 wherein said count deriving means includes means for inverting one of said first and second bit sample sequences, means for counting up or down at a clocked rate depending upon the state of an input indicative of whether counting should be up or down, and means for alternately applying to said input the inverted one of said bit sample sequences and the other of said bit sample sequences.
Claim 34
Dependent Claim
37 words
An implantable system in accordance with claim 29 further including means, following the indication of a cardiac event of interest, for initializing said second bit sample sequence with a predetermined number of bit samples of alternating states.
Claim 35
Dependent Claim
33 words
An implantable system in accordance with claim 25 further including means, following the indication of a cardiac event of interest, for initializing said second bit sample sequence with a predetermined bit sample sequence.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-08 | 1988-10-08 | 1989-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-08 | 1992-10-08 | 1993-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-08 | 1996-10-08 | 1997-04-09 | $7700.00 | Window Closed / Lapsed |