PCM Communication system and method of operation

Claim 2

A circuit for PCM conference communications between conference-connected stations of the type having a processing circuit (104-116) connected by way of a receiver (106) or a transmitter (117) to a multiplex line (107) of a PCM time-division multiplex communication network, an expander circuit (104,105) for linearizing the received PCM signals, an adder-subtractor unit (108,109) with summing registers and a compressor circuit (116) for delinearizing the PCM signals to be transmitted, temporary stores (110,111) and means (113) for producing control signals and relative address signals, time-slot sequence clock signals, time-slot synchronizing clock signals and relative addresses received from the central processing unit, wherein the improvement comprises: a processing channel (110-115) in the processing circuit (104-116) between receiver (106) and transmitter (117), said processing channel (110-115) comprising parallel-connected receiving storage registers (110,111) and adder-subtractor units (108,109), each of which include an adder section and a subtractor section, the subtractor section being connected to the outputs of the receiving storage registers (110, 111) and transmitting storage registers (114,115) connected to the parallel-connected registers (110,111).

Claim 3

A Circuit as claimed in claim 1, further comprising a plurality of parallel processing channels (I, II) between receiver (106) and transmitter (117) and logic control means, (102, 103, 112, 113) for producing control signals and relative address signals for said channels.

Claim 4

A circuit arrangement as claimed in claim 1, wherein said logic control means comprises a first logic control circuit (113) for generating relative address signals and for controlling the common emission of control signals and of relative address signals in respective sequential time brackets.

Claim 5

Circuit arrangement as claimed in claim 3, further comprising means for producing a first clock pulse of one frequency controlling the timing of the first logic control circuit (103), and an auxiliary clock signal generator (112) which has double the frequency of the first clock signal and which is connected to control the second logic circuit (113).

Claim 6

Circuit arrangement as claimed in claim 3, characterized in that the first logic control circuit (103) has two separately operating segments for the emission of control signals and relative address signals, one segment of which triggers the receiving storage register or registers (110, 111) and the other segment controls the transmitting storage register (114, 115).

Claim 7

Circuit arrangement as claimed in claim 5, characterized in that the two segments of the first logic control circuit (103) are constructed similarly and respectively contain a modulo-N counter (202,212) which is controlled by the receiving and the transmitting sequence clock pulse (RCL, TCL) to count the time slots N in one time bracket, a multiplenar (20) to receive said counter outputs for address signals, a time slot register (205, 215) for receiving and storing the time slots of one time bracket, a read/write control (201, 211) connected to the central processing unit (CPU) for setting a time slot in the time slot register (205, 215) and for simultaneously storing the related relative addresses in the relative address register (204, 214), the read/write control (201, 211) being arranged to carry out a cyclical storage and transfer to the time slot register (205, 215), with the respective read information being changed respectively into two half cycles per time slot sequence clock pulse interval, and a synchronizing circuit (206, 216) connected at the output side of the relative address register (204, 214) and of the time slot register (205, 215), by way of which circuit, clocked with the respective receiving or transmitting time slot sequence clock pulse (RCL, TCL), the respective contents of the relative address register (204, 214) with a related time slot set signal is selectively fed from the time slot register (205, 215) to the receiving storage register or registers (110, 111) and to the transmitting storage register or registers (114, 115).

Claim 8

Circuit arrangement as claimed in claim 3, characterized in that the second logic control circuit (113) contains as its addressing circuit an auxiliary location counter (404) controlled by auxiliary clock pulses (ACL), the counting volume of which counter corresponds to the number of conference-authorized connectors.

Claim 9

Circuit arrangement as claimed in claim 7, characterized in that the auxiliary location counter (404) at one clear input (EN) is started by a signal emitted by the first logic control circuit (103) at the start of the period of signals not relevant to the conference and is reset after counting the number of conference-authorized connectors.

Claim 10

Circuit arrangement as claimed in claim 7, characterized in that the output signals of the auxiliary location counter (404), as relative address signals, are fed in parallel to a number of OR elements (408, 409, 410) which are controlled by the output signals of the synchronizing circuits (206, 216) of the first logic control circuit (103) and the outputs of which emit relative addresses to the receiving storage registers (110, 111) and to the transmitting storage registers (114, 115).

Claim 11

Circuit arrangement as claimed in claim 8, characterized in that a comparator (406) and a bistable circuit (405) are operatively connected to the auxiliary location counter (404), that the comparator compares the output signals of the auxiliary location counter (404) with a specified value corresponding to the number of conference-authorized stations and on reaching this value emits a reset signal for the auxiliary location counter (404) and for the bistable circuit (405), the bistable circuit being switched over by the signal emitted by the first logic control circuit (103) and at its output emitting the clear signal for the auxiliary location counter (404).

Claim 12

Circuit arrangement as claimed in claim 10, characterized in that the first logic control circuit (103) contains an AND element (411) triggered by the auxiliary clock pulse (ACL), which is triggered by the clear signal for the auxiliary location counter (404).