US4506345A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data alignment circuit
Assignee: Bull HN Information Systems Inc
•
Filing: 1982-07-02
•
Granted: 1985-03-19
•
Expires: 2002-07-02
Abstract
Abstract The present invention relates to an alignment network for aligning data words having a plurality of data word formats. A plurality of shifters are utilized, each shifter utilized to shift the corresponding bit of each character. The odd bits, or nonsymmetrical bits across the various data formats are processed by a separate shifter. In this manner, no pre or post processing of the data word is required in the overall shifting operation.
Inventors
- 👤 Donald C. Boothroyd
- 👤 Robert W. Norman, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 23:49
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/01; G06F5/015
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
422 words
In a computer system, which includes a memory for storing at least one data block, said computer system having a plurality of predefined computer words including data words having a plurality of data formats, each data format having a predetermined number of characters within the data word, and each data format having a common character boundary, an alignment network for aligning said data words comprising: (a) shift network means, having a first set of input terminals, a second set of input terminals, and a set of output terminals, for operatively connecting selected ones of said first and second set of input terminals to said output terminals in response to a shift control signal, said shift network means including n shifters, each shifter having a first grouping of m input terminals, a second grouping of m-1 input terminals, and m output terminals, the m input terminals of all n shifters comprising the first set of input terminals of said shift network means, the m-1 input terminals of all n shifters comprising the second set of input terminals of said shift network means, and the m output terminals of all n shifters comprising the set of output terminals of said shift network means, the first grouping of m input terminals of each shifter adapted to receive corresponding bits of each character in consecutive character order of a first predetermined data word format having the largest number of characters, the second grouping of m-1 input terminals of each shifter adapted to receive corresponding bits of each character in consecutive character order of said first predetermined data word format excluding the corresponding low order bit of each character, and the m output terminals corresponding to the first grouping of the m input terminals such that when the shift count control signal has a value of zero, the data bit applied to the first grouping of m input terminals are coupled unaltered to the m output terminals, n having a value equal to the smallest number of bits utilized to define a single character of said first predetermined data word format, m having a value equal to the number of characters contained in said first predetermined data word format, and said shift count control signal having a value equal to the ratio of the number of characters within the common character boundary of the data word to be shifted to the number of characters within the common character boundary of the first predetermined data word format, multiplied by the number of character locations desired to be shifted.
Claim 2
Dependent Claim
422 words
In a computer system, which includes a memory for storing at least one data block, said computer system having a plurality of predefined computer words including data words having a plurality of data formats, each data format having a predetermined number of characters within the data word, and each data format having a common character boundary, an alignment network for aligning said data words comprising: (a) shift network means, having a first set of input terminals, a second set of input terminals, and a set of output terminals, for operatively connecting selected ones of said first and second set of input terminals to said output terminals in response to a shift control signal, said shift network means including n shifters, each shifter having a first grouping of m input terminals, a second grouping of m-1 input terminals, and m output terminals, the m input terminals of all n shifters comprising the first set of input terminals of said shift network means, the m-1 input terminals of all n shifters comprising the second set of input terminals of said shift network means, and the m output terminals of all n shifters comprising the set of output terminals of said shift network means, the first grouping of m input terminals of each shifter adapted to receive corresponding bits of each character in consecutive character order of a first predetermined data word format having the largest number of characters, the second grouping of m-1 input terminals of each shifter adapted to receive corresponding bits of each character in consecutive character order of said first predetermined data word format excluding the corresponding low order bit of each character, and the m output terminals corresponding to the first grouping of the m input terminals such that when the shift count control signal has a value of zero, the data bit applied to the first grouping of m input terminals are coupled unaltered to the m output terminals, n having a value equal to the smallest number of bits utilized to define a single character of said first predetermined data word format, m having a value equal to the number of characters contained in said first predetermined data word format, and said shift count control signal having a value equal to the ratio of the number of characters within the common character boundary of the data word to be shifted to the number of characters within the common character boundary of the first predetermined data word format, multiplied by the number of character locations desired to be shifted.
Claim 3
Dependent Claim
72 words
An alignment network, according to claim 1, further comprising: register means, operatively connected to said first and second set of input terminals, for temporarily storing at least two contiguous data words of said data block, to apply a first data word of said two contiguous data words to said second set of input terminals and a second data word of said two contiguous data words to said first set of input terminals.
Claim 4
Dependent Claim
144 words
An alignment network, according to claim 2, wherein said register means comprises; (a) storage means, operatively connected to said memory, for temporarily storing at least a first and second data word, said first and second data word being contiguous data words of said data block; and (b) switching means, operatively connected said storage means, and operatively connected to said first and second set of input terminals, for coupling said contiguous data words to said shift network means, such that said second data word is coupled to said first set of input terminals and said first data word is coupled to said second set of input terminals during a predetermined cycle, and, said second data word is coupled to said second set of input terminals and the next contiguous data word is coupled to said first set of input terminals during a next sequential cycle.
Claim 5
Dependent Claim
145 words
An alignment network, according to claim 1, wherein said register means comprises; (a) storage means, operatively connected to said memory, for temporarily storing at least a first and second data word, said first and second data word being contiguous data words of said data block; and (b) switching means, operatively connected to said storage means, and operatively connected to said first and second set of input terminals, for coupling said contiguous data words to said shift network means, such that said second data word is coupled to said first set of input terminals and said first data word is coupled to said second set of input terminals during a predetermined cycle, and, said second data word is coupled to said second set of input terminals and the next contiguous data word is coupled to said first set of input terminals during a next sequential cycle.
References Cited (Backward Citations)
US2930028A
Cited
US3436737A
Cited
US3535694A
Cited
US4109310A
Cited
US4023023A
Cited
US3916388A
Cited
US3969704A
Cited
US3988601A
Cited
US4141005A
Cited
US4131940A
Cited
US4219874A
Cited
US4181976A
Cited
US4321665A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-18 | 1988-09-17 | 1989-03-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-18 | 1992-09-17 | 1993-03-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-18 | 1996-09-17 | 1997-03-19 | $7700.00 | Window Closed / Lapsed |