US4503549A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interpolating function generator for transmitter square root extraction
Assignee: Elsag International BV
•
Filing: 1982-07-16
•
Granted: 1985-03-05
•
Expires: 2002-07-16
Abstract
Abstract A function generator for extracting the square root or other function of a pulse width modulated input signal is disclosed. The function generator utilizes a ROM table (12) which contains values of the inverse of the desired function. Two eight-bit counters (26, 28) are clocked in proportion to the duty cycle of the input signal and the duty cycle of a flip-flop (22), which is related to the output of the ROM (12). The counters (26, 28) keep a running average of the comparison of the foregoing duty cycles and, in turn, cause a four-bit up/down counter (30) and the ROM (12) to cycle in time between the value in the ROM (12) above and below the exact input value. In this manner, the output of a four-bit up/down counter (30) is an accurate interpolated representation of the square root of the input signal.
Inventors
- 👤 Chet J. Slabinski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:36
CPC Classifications
G; G06; G06J; G06J1/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
206 words
A function generator for producing a function of an incoming signal comprising memory means containing values relating to the desired function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means producing an output signal proportional to the duty cycle of said incoming signal and the duty cycle of said output signal produced by said first comparing means causing said memory means to cycle about the value contained therein relating to said incoming signal wherein said second comparing means comprises second and third counter means each being selectively actuatable by said output signal produced by said first comparing means causing said second and third counter means to cycle in time proportional to the duty cycle of said incoming signal and the duty cycle of said output signal produced by said first comparing means.
Claim 2
Dependent Claim
206 words
A function generator for producing a function of an incoming signal comprising memory means containing values relating to the desired function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means producing an output signal proportional to the duty cycle of said incoming signal and the duty cycle of said output signal produced by said first comparing means causing said memory means to cycle about the value contained therein relating to said incoming signal wherein said second comparing means comprises second and third counter means each being selectively actuatable by said output signal produced by said first comparing means causing said second and third counter means to cycle in time proportional to the duty cycle of said incoming signal and the duty cycle of said output signal produced by said first comparing means.
Claim 3
Dependent Claim
84 words
The function generator as defined in claim 1 wherein said second counter means is actuatable by said first comparing means prior to equality being achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired function, and said third counter means is actuatable by said first comparing means after equality has been achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired function.
Claim 4
Dependent Claim
44 words
The function generator as defined in claim 1 wherein said second counter means is responsive to the absence of a digital pulse in said incoming signal and said third counter means is responsive to the presence of a digital pulse in said incoming signal.
Claim 5
Dependent Claim
54 words
The function generator as defined in claim 1 further including fourth counter means interposed between the outputs of said second and third counter means and the input to said memory means, said fourth counter means being caused to cycle in time about the value contained in said memory means relating to said incoming signal.
Claim 6
Dependent Claim
48 words
The function generator as defined in claim 4 further including third means for comparing the output of said fourth counter means with said digital pulses produced by said first counter means, said fourth counter means producing an output signal representative of the desired function of said incoming signal.
Claim 7
Dependent Claim
174 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means producing an output signal proportional to the duty signal of said incoming signal and the duty cycle of said output signal produced by said first comparing means, and third means for comparing the output signal of said second comparing means with said digital pulses produced by said first counter means producing an output signal representative of the square root of said incoming signal.
Claim 8
Dependent Claim
174 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means producing an output signal proportional to the duty signal of said incoming signal and the duty cycle of said output signal produced by said first comparing means, and third means for comparing the output signal of said second comparing means with said digital pulses produced by said first counter means producing an output signal representative of the square root of said incoming signal.
Claim 9
Dependent Claim
204 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of the incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means comprising second and third counter means each being selectively actuatable by said output signal produced by said first comparing means causing said second and third counter means to produce an output signal proportional to the duty cycle of said incoming signal and the duty cycle said output signal produced by said first comparing means, and third means for comparing said output signal produced by said second and third counter means with said digital pulses produced by said first counter means producing an output signal representative of the square root of said incoming signal.
Claim 10
Dependent Claim
204 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of the incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means comprising second and third counter means each being selectively actuatable by said output signal produced by said first comparing means causing said second and third counter means to produce an output signal proportional to the duty cycle of said incoming signal and the duty cycle said output signal produced by said first comparing means, and third means for comparing said output signal produced by said second and third counter means with said digital pulses produced by said first counter means producing an output signal representative of the square root of said incoming signal.
Claim 11
Dependent Claim
54 words
The function generator as defined in claim 7 further including fourth counter means interposed between the outputs of said second and third counter means and the input to said memory means, said fourth counter means being caused to cycle in time about the value contained in said memory means relating to said incoming signal.
Claim 12
Dependent Claim
314 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means comprising second and third counter means, said second counter means being actuatable by said first comparing means prior to equality being achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired square root function, said third counter means being actuatable by said first comparing means after equality has been achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired square root function, said second and third counter means producing an output signal proportional to the duty cycle of said incoming signal and the duty cycle of said output signal of said first comparing means, fourth counter means interposed between the output of said second and third counter means and the input to said memory means, said fourth counter means and said memory means being caused to cycle in time about the value contained in said memory means relating to said incoming signal, and third means for comparing the output of said fourth counter means with said digital pulses produced by said first counter means, said fourth counter means producing an output signal representative of the square root of said incoming signal.
Claim 13
Dependent Claim
314 words
A function generator for extracting the square root of an incoming signal comprising memory means containing values relating to the desired square root function of said incoming signal, first counter means producing a series of digital pulses, first means for comparing said digital pulses with said values relating to said desired square root function, said first comparing means producing an output signal when equality between the total of said digital pulses produced by said first counter means and said values relating to said desired square root function has been achieved, second means for comparing said output signal produced by said first comparing means with said incoming signal, said second comparing means comprising second and third counter means, said second counter means being actuatable by said first comparing means prior to equality being achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired square root function, said third counter means being actuatable by said first comparing means after equality has been achieved between said total of said digital pulses produced by said first counter means and said values relating to said desired square root function, said second and third counter means producing an output signal proportional to the duty cycle of said incoming signal and the duty cycle of said output signal of said first comparing means, fourth counter means interposed between the output of said second and third counter means and the input to said memory means, said fourth counter means and said memory means being caused to cycle in time about the value contained in said memory means relating to said incoming signal, and third means for comparing the output of said fourth counter means with said digital pulses produced by said first counter means, said fourth counter means producing an output signal representative of the square root of said incoming signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-04 | 1988-09-03 | 1989-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-04 | 1992-09-03 | 1993-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-04 | 1996-09-03 | 1997-03-05 | $7700.00 | Window Closed / Lapsed |