US4501149A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Micro fracture detector
Assignee: Asahi Kasei Corp
•
Filing: 1983-10-20
•
Granted: 1985-02-26
•
Expires: 2003-10-20
Abstract
Abstract An acoustic emission is detected by a pickup, and its output is converted by a A/D converter into a digital signal, which is provided to a fast Fourier transform processor. The fast Fourier transform processor comprises a cascade connection of a plurality of operation stages, each composed of first and second input memories, a third memory having stored therein a rotation vector and an arithmetic unit for performing a Butterfly operation through using the pipelined architecture. In each stage one of the first and second input memories and the third memory are read out and the Butterfly operation is carried out on the pipelined basis. The operation result is written into that one of the first and second input memories of the next operation stage which has not been read out; thus all the operation stages perform a pipelined operation as a whole. The power of a spectrum obtained as the operation result of the last operation stage is calculated, obtaining a signal corresponding to the acoustic emission.
Inventors
- 👤 Junichi Konno
- 👤 Yukihiro Ueda
- 👤 Hiroaki Niitsuma
- 👤 Noriyoshi Chubachi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 20:05
CPC Classifications
G; G01; G01N; G01N29/00; G01N29/14; G01N2291/00; G01N2291/02; G01N2291/025; G01N2291/0258
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
252 words
A micro fracture detector comprising: a pickup for sensing, as an electric signal, an acoustic emission resulting from a micro fracture of an object; an amplifier connected to the pickup, for amplifying the output of the pickup; an A/D converter connected to the amplifier, for sampling the amplified output with a fixed period and converting each sampled value into a digital signal; a fast Fourier transform processor comprised of a cascade connection of a plurality of stages, each including first and second input memories, a third memory having stored therein a rotation vector and an arithmetic unit for performing a Butterfly operation through using a pipelined architecture; control means for controlling the fast Fourier transform processor so that one of the first and second input memories and the third memory are read out to perform the Butterfly operation through using the pipelined architecture and the operation result is written into that one of the first and second input memories of the next stage which has not been read out, thereby to perform a pipelined operation by all the stages as a whole, and for writing the digital signal from the A/D converter into the first and second input memories alternately for each fixed number of sampling operations; address generating means for generating a common address for accessing the memories of each stage; and means for calculating the power of each spectral component obtained as the operation result of the last one of the stages to obtain a signal corresponding to the fracture.
Claim 2
Dependent Claim
252 words
A micro fracture detector comprising: a pickup for sensing, as an electric signal, an acoustic emission resulting from a micro fracture of an object; an amplifier connected to the pickup, for amplifying the output of the pickup; an A/D converter connected to the amplifier, for sampling the amplified output with a fixed period and converting each sampled value into a digital signal; a fast Fourier transform processor comprised of a cascade connection of a plurality of stages, each including first and second input memories, a third memory having stored therein a rotation vector and an arithmetic unit for performing a Butterfly operation through using a pipelined architecture; control means for controlling the fast Fourier transform processor so that one of the first and second input memories and the third memory are read out to perform the Butterfly operation through using the pipelined architecture and the operation result is written into that one of the first and second input memories of the next stage which has not been read out, thereby to perform a pipelined operation by all the stages as a whole, and for writing the digital signal from the A/D converter into the first and second input memories alternately for each fixed number of sampling operations; address generating means for generating a common address for accessing the memories of each stage; and means for calculating the power of each spectral component obtained as the operation result of the last one of the stages to obtain a signal corresponding to the fracture.
Claim 3
Dependent Claim
67 words
A micro fracture detector according to claim 1, which includes means for dividing the electric signal of one acoustic emission into a plurality of frames of a fixed period, performing fast Fourier transform for each frame by the fast Fourier transform processor through using the pipelined architecture, and accumulating, for each frequency component, the power of spectra of the respective frames obtained by the fast Fourier transform.
Claim 4
Dependent Claim
38 words
A micro fracture detector according to claim 2, wherein the fast Fourier transform processor is caused by auto scaling means to perform a block floating-point arithmetic, by which an exponent part and a mantissa part are calculated separately.
Claim 5
Dependent Claim
135 words
A micro fracture detector according to claim 3, wherein the auto scaling means are provided for each stage and is comprised of a maximum value detector for detecting that data input into the stage exceeds the half of the maximum value that the data can take with its bit length in one frame, an overflow preventing circuit for reducing, by the detected output of the maximum value detector, the data output from the stage by half, a scale factor counter stepped by one by the detected output of the maximum value detector, and means for transferring the count value of the scale factor counter to the scale factor counter of the next stage for each frame, whereby the exponent part is obtained from the count value of the scale factor counter of the last stage.
Claim 6
Dependent Claim
79 words
A micro fracture detector according to claim 4, wherein the number of bits to be converted by the A/D converter is selected larger than the word length for operation by the fast Fourier transform processor, and which includes bit select means for selecting the data corresponding to the operation word length from the converted output of the A/D converter in accordance with the maximum value in one frame and supplying the selected data to the fast Fourier transform processor.
Claim 7
Dependent Claim
131 words
A micro fracture detector according to claim 5, wherein the bit select means is comprised of first and second buffer memories into which the converted output of the A/D converter is written alternately every other frame, means for deciding the range to which the maximum value of the converted output in one frame belongs, a bit selector for selecting, in accordance with the decision result, the bits of the predetermined operation word length from the output read out of that one of the first and second buffer memories into which the converted output is not written and supplying the selected bits to the fast Fourier transform processor, and means for presetting the scale factor corresponding to the decision result in the scale factor counter of the first one of the stages.
Claim 8
Dependent Claim
197 words
A micro fracture detector according to any one of claims 1 to 6, wherein the arithmetic unit is comprised of a multiplier for multiplying a part of the data read out from one of the first and second memories and the rotation vector read out from the third memory, a first register for loading the other part of the data read out from one of the first and second memories, a first multiplexer for selecting one of the multiplication result by the multiplier and the content of the first register, an adder supplied at the one input side with the output of the first multiplexer, third and fourth registers respectively supplied with the output of the adder, a second multiplexer for selecting one of the outputs of the third and fourth registers, an exclusive OR circuit for XORing the output of the second multiplexer and a given "1" or "0", a third multiplexer for selectively supplying one of the output of the exclusive OR circuit and a "0" to the other input side of the adder, and a fourth multiplexer for selectively outputting one of the outputs of the third and fourth multiplexers to the next stage.
Claim 9
Dependent Claim
31 words
A micro fracture detector according to any one of claims 1 to 6, which includes, as a first stage of the fast Fourier transform processor, a stage for performing window processing.
Claim 10
Dependent Claim
39 words
A micro fracture detector according to any one of claims 1 to 6, which includes means for comparing the envelope of the obtained power spectrum and a reference power spectrum to detect a micro fracture from the comparison result.
Claim 11
Dependent Claim
52 words
A micro fracture detector according to any one of claims 1 to 6, wherein the electric signal from the pickup is supplied to the comparator, and which includes means for deciding the arrival of the acoustic emission when the electric signal exceeds a predetermined level and starting the fast Fourier transform processor.
Claim 12
Dependent Claim
20 words
A micro fracture detector according to claim 10, which includes a timing generator started by the output of the comparator.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-26 | 1988-08-27 | 1989-02-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-26 | 1992-08-27 | 1993-02-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-26 | 1996-08-27 | 1997-02-26 | $7700.00 | Window Closed / Lapsed |