US4500841A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Universal instrument flag receiver
Assignee: Boeing North American Inc
•
Filing: 1982-09-13
•
Granted: 1985-02-19
•
Expires: 2002-09-13
Abstract
Abstract A flag receiver circuitry for either a low level or a high level flag input is described. By utilizing the common mode rejection capability that must be incorporated in a differential flag receiver circuit, the same circuit can be connected as a single ended input receiver for a high level flag by effecting a clamp of the inverting input terminal voltage of the differentially configured operational amplifier employed to provide a high level flag trippoint output.
Inventors
- 👤 William A. Morey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:28
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/22; H03K5/24
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
130 words
A flag receiver circuitry operable to provide a flag activating output in response to a differential low-level flag input being applied to first and second receiver input terminals and in response to a single-ended high level flag input being applied to said first receiver input terminal; comprising an operational amplifier connected in differential configuration with common-mode input rejection capability, a flag load resistor connected between said first and second receiver input terminals, said first and second receiver input terminals connected through like-valued input resistors to the respective non-inverting and inverting inputs of said operational amplifier, said operational amplifier, in response to said low-level flag input being applied to said first and second receiver input terminals, developing a trip point definitive output in response to a predetermined low-level flag input level;
Claim 2
Dependent Claim
130 words
A flag receiver circuitry operable to provide a flag activating output in response to a differential low-level flag input being applied to first and second receiver input terminals and in response to a single-ended high level flag input being applied to said first receiver input terminal; comprising an operational amplifier connected in differential configuration with common-mode input rejection capability, a flag load resistor connected between said first and second receiver input terminals, said first and second receiver input terminals connected through like-valued input resistors to the respective non-inverting and inverting inputs of said operational amplifier, said operational amplifier, in response to said low-level flag input being applied to said first and second receiver input terminals, developing a trip point definitive output in response to a predetermined low-level flag input level;
Claim 3
Dependent Claim
71 words
means for clamping the voltage level on the inverting input to said operational amplifier, said operational amplifier being responsive to said high level flag input being applied to said first receiver input terminal to develop said trip point definitive output, said clamping being effected at a level in excess of the level on said inverting input when said low-level flag input is applied to said first and second receiver input terminals.
Claim 4
Dependent Claim
71 words
means for clamping the voltage level on the inverting input to said operational amplifier, said operational amplifier being responsive to said high level flag input being applied to said first receiver input terminal to develop said trip point definitive output, said clamping being effected at a level in excess of the level on said inverting input when said low-level flag input is applied to said first and second receiver input terminals.
Claim 5
Dependent Claim
61 words
The flag receiver circuitry defined in claim 1, wherein the output of said operational amplifier is applied as a first input to a voltage comparator, a reference level voltage applied as a second input to said comparator, with said flag trip level being outputted from said comparator when the output of said operational amplifier is greater than said reference voltage level.
Claim 6
Dependent Claim
23 words
The flag receiver circuitry defined in claim 2, wherein said input resistors are of substantially greater value than that of said load resistor.
Claim 7
Dependent Claim
79 words
The flag receiver circuitry defined in claim 3, wherein said operational amplifier comprises a first feedback resistor connected between the output of said operational amplifier and the inverting input terminal thereof and a second like-valued feedback resistor connected between the non-inverting input terminal of said operational amplifier and common ground, with the ratio of said feedback resistor value to said input resistor value being substantially greater than the ratio of said load resistor value to said input resistor value.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-19 | 1988-08-20 | 1989-02-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-19 | 1992-08-20 | 1993-02-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-19 | 1996-08-20 | 1997-02-19 | $7700.00 | Window Closed / Lapsed |