US4499538A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Access arbitration system to several processors or microprocessors with a common bus
Assignee: Individual
•
Filing: 1982-09-03
•
Granted: 1985-02-12
•
Expires: 2002-09-03
Abstract
Abstract The invention relates to an access system to several processors having common resources by means of a common bus. For each processor this system comprises an arbitration means for access request conflicts. The arbitration means comprises access request processing means connected to the bus and to the processor and an access priority resolution circuit connected to the bus, to the access request processing means and to the processor. The resolution circuit is able to allocate mixed, cyclic or mixed fixed and cyclic priorities to the access requests. Application to the management of access requests for processors or microprocessors having common resources, such as memories.
Inventors
- 👤 Ulrich Finger
- 👤 Pierre Desprez
- 👤 Pierre Ligneres
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 18:34
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/374
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
176 words
An arbitration system for access requests to several processors having common resources by means of a common bus, comprising for each processor an arbitration means for access request conflicts, said arbitration means comprising: means for processing access requests connected to the bus and to the processor; and a resolution circuit for access priorities connected to the bus, to the access request processing means and to the processor, for allocating to the access requests fixed priorities, cyclic priorities or mixed fixed and cyclic priorities; said means for processing the access requests comprising a bus access request circuit receiving a signal indicating an access request of the corresponding processor to the arbitration means in question, as well as a signal indicating whether the other processors have made an access request; and a circuit for transmitting a signal representing the access request arbitration verdict of the corresponding processor, as a function of the priorities of the other access requests; said request and verdict transmission circuits being connected to the bus, to the processor and to the priority resolution circuit.
Claim 2
Dependent Claim
176 words
An arbitration system for access requests to several processors having common resources by means of a common bus, comprising for each processor an arbitration means for access request conflicts, said arbitration means comprising: means for processing access requests connected to the bus and to the processor; and a resolution circuit for access priorities connected to the bus, to the access request processing means and to the processor, for allocating to the access requests fixed priorities, cyclic priorities or mixed fixed and cyclic priorities; said means for processing the access requests comprising a bus access request circuit receiving a signal indicating an access request of the corresponding processor to the arbitration means in question, as well as a signal indicating whether the other processors have made an access request; and a circuit for transmitting a signal representing the access request arbitration verdict of the corresponding processor, as a function of the priorities of the other access requests; said request and verdict transmission circuits being connected to the bus, to the processor and to the priority resolution circuit.
Claim 3
Dependent Claim
43 words
An arbitration system according to claim 1, wherein the priority resolution circuit comprises means for applying signals designating the arbitration means which will be active for the next access request to the bus to the priority resolution circuits of the other arbitration means.
Claim 4
Dependent Claim
51 words
An arbitration system according to claim 2, wherein the arbitration verdict transmission circuit comprises means for recognizing whether the arbitration means designated as master of the bus corresponds to a processor which supplies an access request signal and for supplying to said processor, a signal indicating the acceptance of this request.
Claim 5
Dependent Claim
49 words
An arbitration system according to claim 3, wherein the arbitration system also comprises supervision means connected to the priority resolution circuits by means of the bus for applying to said circuits an arbitration means change control signal if the arbitration verdict has not been given within a predetermined time.
Claim 6
Dependent Claim
63 words
An arbitration system according to claim 3, wherein the supervision means comprise timing means, whose input is connected to the bus to receive the signals indicating that the other processors have made access requests, an output of said timing means supplying the arbitration means change signal to the priority resolution circuits if an arbitration verdict has not been given within a predetermined time.
Claim 7
Dependent Claim
27 words
An arbitration system according to claim 1, wherein each arbitration means also comprises an interface connecting the processor and the arbitration verdict transmission circuit to the bus.
Claim 8
Dependent Claim
34 words
An arbitration system according to claim 3, wherein the priority resolution circuit also comprises a priority resolution means incorporating at least one PROM memory for recording and managing the priorities of the arbitration means.
Claim 9
Dependent Claim
151 words
An arbitration system according to claim 3, wherein the priority resolution circuit of each arbitration means also comprises a priority resolution means incorporating a fixed priority encoder for coding the access requests of the arbitration means operating in fixed priority and a cyclic priority encoder for encoding the priorities of the arbitration means operating in cyclic priority, said cyclic priority encoder incorporating at least one fixed priority encoder preceded by a circular scrambling network for the access requests and followed by an adder, which adds to the intermediate result the number of the processor and the value +1, the inputs of the fixed priority encoder and the cyclic priority encoder being connected to the outputs of a logic circuit, which respectively switches to the fixed priority and cyclic priority encoders, the requests of the arbitration means operating in fixed priority and the requests of the arbitration means operating in cyclic priority.
Claim 10
Dependent Claim
42 words
An arbitration system according to claim 8, wherein each arbitration means corresponding to the number of the processor requesting access to the bus is constructed in the form of an integrated circuit on a substrate enclosed in a standard case or box.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-12 | 1988-08-13 | 1989-02-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-12 | 1992-08-13 | 1993-02-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-12 | 1996-08-13 | 1997-02-12 | $7700.00 | Window Closed / Lapsed |